attempts to reduce clock jitter and skew #18
+377
−244
Merged
Loading