Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Q8_0_R4 #120

Merged
merged 3 commits into from
Dec 3, 2024
Merged

Q8_0_R4 #120

merged 3 commits into from
Dec 3, 2024

Conversation

ikawrakow
Copy link
Owner

Following PR #118, #119: Q8_0 repacked with 4 interleaved rows.

PP-512 for LLaMA-3.1-8B for ARM_NEON (M2-Max), Zen4 (Ryzen-7950X) and AVX2 (Risen-5975WX):

Platform Threads Q8_0 Q8_0_R4 Speedup
ARM_NEON 8 83.69 ± 1.53 112.95 ± 0.17 1.350
Zen4 16 175.61 ± 0.71 268.98 ± 0.31 1.532
AVX2 32 213.95 ± 0.44 234.40 ± 0.60 1.096

We get PP-512(LLaMA-3.1-8B) = 268 t/s on a Ryzen-7950X compared
to 175.6 t/s for Q8_0.
We get PP-512(LLaMA-3.1-8B) = 112.6 t/s on M2-Max.
@ikawrakow ikawrakow merged commit ccec009 into main Dec 3, 2024
This was referenced Dec 10, 2024
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants