timing(STU, StoreMisalignBuffer): adjust misalign buffer enq logic #10250
Triggered via pull request
February 10, 2025 02:43
cz4e
Status
Success
Total duration
4h 8m 53s
Artifacts
–
emu.yml
on: pull_request
Changes Detection
6s
Generate Verilog
1h 45m
EMU - Basics
2h 35m
EMU - CHI
1h 17m
EMU - Performance
3h 36m
EMU - MC
2h 48m
SIMV - Basics
4h 8m
Check Submodules
27s
Annotations
1 warning
|
Changes Detection
Unexpected input(s) 'predicate-quantifier', valid inputs are ['token', 'working-directory', 'ref', 'base', 'filters', 'list-files', 'initial-fetch-depth']
|