Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

remove deprecated passes #24

Merged
merged 1 commit into from
Aug 22, 2023
Merged
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
1 change: 0 additions & 1 deletion src/main/scala/firrtl2/AddDescriptionNodes.scala
Original file line number Diff line number Diff line change
Expand Up @@ -153,7 +153,6 @@ class AddDescriptionNodes extends Transform with DependencyAPIMigration {
Dependency[firrtl2.transforms.InlineAcrossCastsTransform],
Dependency[firrtl2.transforms.LegalizeClocksAndAsyncResetsTransform],
Dependency[firrtl2.transforms.FlattenRegUpdate],
Dependency(passes.VerilogModulusCleanup),
Dependency[firrtl2.transforms.VerilogRename],
Dependency(firrtl2.passes.VerilogPrep)
)
Expand Down
14 changes: 0 additions & 14 deletions src/main/scala/firrtl2/LoweringCompilers.scala
Original file line number Diff line number Diff line change
Expand Up @@ -2,7 +2,6 @@

package firrtl2

import firrtl2.transforms.IdentityTransform
import firrtl2.stage.{Forms, TransformManager}

@deprecated("Use a TransformManager or some other Stage/Phase class. Will be removed in 1.4.", "FIRRTL 1.2")
Expand Down Expand Up @@ -105,19 +104,6 @@ class MinimumLowFirrtlOptimization extends CoreTransform {
def transforms = new TransformManager(Forms.LowFormMinimumOptimized, Forms.LowForm).flattenedTransformOrder
}

/** Emits input circuit with no changes
*
* Primarily useful for changing between .fir and .pb serialized formats
*/
@deprecated(
"Use stage.{FirrtlStage, FirrtlMain} or stage.transforms.Compiler(Seq(Dependency[ChirrtlEmitter]))",
"FIRRTL 1.3"
)
class NoneCompiler extends Compiler {
val emitter = new ChirrtlEmitter
def transforms: Seq[Transform] = Seq(new IdentityTransform(ChirrtlForm))
}

/** Emits input circuit
* Will replace Chirrtl constructs with Firrtl
*/
Expand Down

This file was deleted.

19 changes: 0 additions & 19 deletions src/main/scala/firrtl2/passes/ToWorkingIR.scala

This file was deleted.

Loading