Matrix multiplication on multiple Nios II cores
-
Updated
Feb 12, 2020 - C
Matrix multiplication on multiple Nios II cores
Hardware Description Languages
SHA-1 implementation on Nios II soft-core processor with C and SystemVerilog.
Code from FPGA programming with the Altera Nios II
Frogger-inspired game, set in the Toronto area. Built for Terasic's DE1-SoC platform.
Add a description, image, and links to the nios2 topic page so that developers can more easily learn about it.
To associate your repository with the nios2 topic, visit your repo's landing page and select "manage topics."