atomic memory access updates and improvements

[stnolting]

• allow atomic memory accesses (read-modify-write) to fail already during the first bus operation (read/load)
• external bus interface (XBUS / Wishbone): keep cyc signal active during read-modify-write operations to make bus accesses un-interruptable
• AXI4-Lite bridge: allow back-to-back atomic access operations