Skip to content
Change the repository type filter

All

    Repositories list

    • RISC-V Processor Trace Specification
      C
      Creative Commons Attribution 4.0 International
      501702619Updated Feb 12, 2025Feb 12, 2025
    • The RISC-V External Debug Security Specification
      Makefile
      Creative Commons Attribution 4.0 International
      41911Updated Feb 12, 2025Feb 12, 2025
    • This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protection Unit of Input/Output devices, IOPMP for short, to regulate the accesses issued from the bus masters.
      Makefile
      Creative Commons Attribution 4.0 International
      62211Updated Feb 10, 2025Feb 10, 2025
    • riscv-brs

      Public
      The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSVs) to interoperate with one another by providing expectations for the Operating System (OS) to utilize in acts of device discovery, system management, and other rich operations provided in this specification.
      TeX
      Creative Commons Attribution 4.0 International
      1545201Updated Feb 7, 2025Feb 7, 2025
    • Assembly
      Apache License 2.0
      2175374840Updated Feb 6, 2025Feb 6, 2025
    • C
      BSD 3-Clause "New" or "Revised" License
      91306204Updated Feb 5, 2025Feb 5, 2025
    • RISC-V Assembly Programmer's Manual
      Makefile
      Creative Commons Attribution 4.0 International
      2421.5k68Updated Feb 5, 2025Feb 5, 2025
    • The RISC-V Server Platform specification defines a standardized set of hardware and sofware capabilities, that portable system software, such as operating systems and hypervisors, can rely on being present in a RISC-V server platform.
      Makefile
      Creative Commons Attribution 4.0 International
      51091Updated Feb 3, 2025Feb 3, 2025
    • Documentation for the RISC-V Supervisor Binary Interface
      Makefile
      Creative Commons Attribution 4.0 International
      95378144Updated Feb 3, 2025Feb 3, 2025
    • RISC-V Security Model
      Makefile
      Creative Commons Attribution 4.0 International
      152941Updated Jan 28, 2025Jan 28, 2025
    • The (RAS Error-record Register Interface) RERI provides a specification to augment RAS features in RISC-V SOC hardware to standardize reporting and logging of errors by means of a memory-mapped register interface to enable error detection, provide the facility to log the detected errors (including their severity, nature, and location), and confi…
      TeX
      Creative Commons Attribution 4.0 International
      5900Updated Jan 25, 2025Jan 25, 2025
    • A RISC-V ELF psABI Document
      Python
      Creative Commons Attribution 4.0 International
      1657405627Updated Jan 23, 2025Jan 23, 2025
    • Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
      Makefile
      Creative Commons Attribution 4.0 International
      401481410Updated Jan 21, 2025Jan 21, 2025
    • Makefile
      Creative Commons Attribution Share Alike 4.0 International
      92810Updated Jan 21, 2025Jan 21, 2025
    • The repo holds the draft non-ISA Server SoC specification being developed by the Server SoC specification TG and to release intermediate releases of the specification on milestones. Further downstream this repo will be used to release specifications for public review.
      TeX
      Creative Commons Attribution 4.0 International
      82230Updated Jan 20, 2025Jan 20, 2025
    • RISC-V Platform Management Interface Specification. OS-agnostic messaging interface for system management and control
      Makefile
      Creative Commons Attribution 4.0 International
      9930Updated Jan 16, 2025Jan 16, 2025
    • Documentation of the RISC-V C API
      Makefile
      Creative Commons Attribution 4.0 International
      42741710Updated Jan 14, 2025Jan 14, 2025
    • RISC-V ACPI I/O Mapping Table Specification
      Makefile
      Creative Commons Attribution 4.0 International
      3201Updated Jan 13, 2025Jan 13, 2025
    • This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the programming interfaces (ABI) to support the Confidential VM Extension (CoVE) confidential computing architecture for RISC-V application-processor platforms.
      Makefile
      Creative Commons Attribution 4.0 International
      2252240Updated Jan 3, 2025Jan 3, 2025
    • RISC-V Nexus Trace TG documentation and reference code
      C
      Creative Commons Attribution 4.0 International
      364951Updated Jan 3, 2025Jan 3, 2025
    • RISC-V IOMMU Specification
      C
      Creative Commons Attribution 4.0 International
      1710343Updated Dec 25, 2024Dec 25, 2024
    • This repo holds the work area and revisions of a QoS register interface for caches and memory controllers specification. The QoS register interface is a non-ISA specification that supports configuring resource allocations to applications and monitoring the resource usage by applications.
      Makefile
      Creative Commons Attribution 4.0 International
      8401Updated Dec 18, 2024Dec 18, 2024
    • Test suite for Server SoC
      Apache License 2.0
      5300Updated Dec 10, 2024Dec 10, 2024
    • This TG will define AP-TEE-IO ABI extensions to provide Confidential VM-assigned devices with secure direct access to confidential memory as well as MMIO, removing the dependence on para-virtualized I/O.
      Makefile
      Creative Commons Attribution 4.0 International
      51080Updated Dec 4, 2024Dec 4, 2024
    • HTML
      61100Updated Dec 2, 2024Dec 2, 2024
    • Specification Documentation Repository for the RQSC RISC-V Quality of Services Controllers Table definition
      Makefile
      Creative Commons Attribution 4.0 International
      1001Updated Nov 18, 2024Nov 18, 2024
    • The repo will be used to hold the draft non-ISA RISC-V ACPI Functional Fixed Hardware (FFH) specification
      Makefile
      Creative Commons Attribution 4.0 International
      4411Updated Oct 10, 2024Oct 10, 2024
    • RISC-V Specific Device Tree Documentation
      Python
      34211Updated Jul 9, 2024Jul 9, 2024
    • E-Trace Encapsulation Specification
      Makefile
      Creative Commons Attribution 4.0 International
      1401Updated Jul 5, 2024Jul 5, 2024
    • IOMMU Address Translation Cache Invalidation Commands Extensions
      Makefile
      Creative Commons Attribution 4.0 International
      1001Updated May 2, 2024May 2, 2024