Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Building with default parameters fails. #69

Closed
stffrdhrn opened this issue Jan 10, 2019 · 1 comment
Closed

Building with default parameters fails. #69

stffrdhrn opened this issue Jan 10, 2019 · 1 comment

Comments

@stffrdhrn
Copy link
Member

Tested with de0_nano 1.1, but pointed it to mor1kx master.

It fails with the following error.

Info (12128): Elaborating entity "mor1kx_rf_cappuccino" for hierarchy "de0_nano_core:core|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino"
Error (10198): Verilog HDL error at mor1kx_rf_cappuccino.v(275): part-select direction is opposite from prefix index direction File: /home/shorne/work/openrisc/fuse-builds/de0_nano_1.1/src/mor1kx_5.0-r3/rtl/verilog/mor1kx_rf_cappuccino.v Line: 275
Info (10499): HDL info at mor1kx_rf_cappuccino.v(275): see declaration for object "wb_rfd_adr_expand"
Error (12152): Can't elaborate user hierarchy "de0_nano_core:core|mor1kx:mor1kx0|mor1kx_cpu:mor1kx_cpu|mor1kx_cpu_cappuccino:cappuccino.mor1kx_cpu|mor1kx_rf_cappuccino:mor1kx_rf_cappuccino" File: /home/shorne/work/openrisc/fuse-builds/de0_nano_1.1/src/mor1kx_5.0-r3/rtl/verilog/mor1kx_cpu_cappuccino.v Line: 1131
Info (144001): Generated suppressed messages file /home/shorne/work/openrisc/fuse-builds/de0_nano_1.1/synth-quartus/de0_nano_1_1.map.smsg
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 68 warnings
    Error: Peak virtual memory: 1283 megabytes
    Error: Processing ended: Wed Jan  9 22:33:16 2019
    Error: Elapsed time: 00:01:45
    Error: Total CPU time (on all processors): 00:00:20
stffrdhrn added a commit to stffrdhrn/mor1kx that referenced this issue Jan 10, 2019
On some configurtions (i.e. mor1kx defaults) the shadow GPR's is set to
zero, but it should be one.

This fixes github issue openrisc#69.
stffrdhrn added a commit to stffrdhrn/mor1kx that referenced this issue Jan 10, 2019
For the  mor1kx defaults the shadow GPR's is set to zero, this is done to
restrict generation of certain blocks.  However, it was not properly
handled in the utils function for calculating the RF address width.

This fixes github issue openrisc#69.
stffrdhrn added a commit to stffrdhrn/mor1kx that referenced this issue Jan 11, 2019
For the  mor1kx defaults the shadow GPR's is set to zero, this is used
when calculating the total register file address size but zero is not
supported.  Fix that by supporting 0.

Also, there is an issue with the expand wire assign when there are no
SHADOW SPRs, don't assign in that case.

This fixes github issue openrisc#69.
@stffrdhrn
Copy link
Member Author

It should be fixed now

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant