pl35x-nand-controller: Enable dynamically setting clk rate in NAND. #210
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
DeborahOoi96
force-pushed
the
deooi/NAND-timing-modes
branch
3 times, most recently
from
03932ee to
893f109
Compare
chaitu236
requested changes
Mar 7, 2025
HatsyRei
reviewed
Mar 8, 2025
DeborahOoi96
force-pushed
the
deooi/NAND-timing-modes
branch
from
893f109 to
2e83d53
Compare
chaitu236
approved these changes
Mar 10, 2025
gratian
reviewed
Mar 10, 2025
DeborahOoi96
force-pushed
the
deooi/NAND-timing-modes
branch
from
2e83d53 to
7e9b5f8
Compare
chaitu236
requested changes
Mar 12, 2025
DeborahOoi96
force-pushed
the
deooi/NAND-timing-modes
branch
from
7e9b5f8 to
2347fd1
Compare
DeborahOoi96
force-pushed
the
deooi/NAND-timing-modes
branch
from
2347fd1 to
64c437d
Compare
chaitu236
requested changes
Mar 12, 2025
DeborahOoi96
force-pushed
the
deooi/NAND-timing-modes
branch
from
64c437d to
d52ed6e
Compare
Yes I did. Updated the PR description with all the test cases and their outcomes. |
gratian
reviewed
Mar 13, 2025
DeborahOoi96
force-pushed
the
deooi/NAND-timing-modes
branch
from
d52ed6e to
4549e35
Compare
NI Zynq based devices require different clk frequencies to be set at different timing modes. Enable the memclk rate to be set according to the specifications in the device tree. If the device tree does not have this memclk-timing-frequency property specified, the driver proceeds as usual. Signed-off-by: deooi <[email protected]>
DeborahOoi96
force-pushed
the
deooi/NAND-timing-modes
branch
from
4549e35 to
b90cd60
Compare
gratian
approved these changes
Mar 14, 2025
chaitu236
approved these changes
Mar 14, 2025
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
NI Zynq based devices require different nand memclk frequencies to be set at different timing modes, as seen in the bluefin branch of ni-zynq.dtsi.
This commit enables the memclk rate to be set according to the specifications in the device tree. If the device tree does not have this memclk-timing-frequency property specified, the driver proceeds as usual.
WI: AB#3024184
Testing:
Tested my changes on cDAQ9189, NAND timing mode was able to be set successfully and NAND device was detected.
Tested with memclk-timing-frequency property not set in device tree and we get the error as expected. This printk error message is not part of the commit, just there for my own checking. Purposely not including it in the commit as it is not actually an error if the device does not have that property.
Tested with passing a non-existent timing mode (99) into the timing mode parameter of of_get_memclk_freq. Got the expected error.
