Skip to content

Commit

Permalink
Fix style.
Browse files Browse the repository at this point in the history
  • Loading branch information
lorenzo-stoakes committed May 30, 2016
1 parent 981ae23 commit d7368ee
Show file tree
Hide file tree
Showing 2 changed files with 6 additions and 6 deletions.
6 changes: 3 additions & 3 deletions 3.md
Original file line number Diff line number Diff line change
Expand Up @@ -307,9 +307,9 @@ struct mm_struct {
};
```

* Page tables are loaded differently depending on architecture. On x86, process
page table is loaded by copying `mm_struct->pgd` into the `cr3` register,
which has the side effect of flushing the [TLB][tlb].
* Page tables are loaded differently depending on architecture. On x86 the
process page table is loaded by copying `mm_struct->pgd` into the `cr3`
register, which has the side effect of flushing the [TLB][tlb].

* In fact, on x86, [__flush_tlb()][__flush_tlb] is implemented by copying `cr3`
into a temporary register, then copying that result back in again.
Expand Down
6 changes: 3 additions & 3 deletions all.md
Original file line number Diff line number Diff line change
Expand Up @@ -954,9 +954,9 @@ struct mm_struct {
};
```

* Page tables are loaded differently depending on architecture. On x86, process
page table is loaded by copying `mm_struct->pgd` into the `cr3` register,
which has the side effect of flushing the [TLB][tlb].
* Page tables are loaded differently depending on architecture. On x86 the
process page table is loaded by copying `mm_struct->pgd` into the `cr3`
register, which has the side effect of flushing the [TLB][tlb].

* In fact, on x86, [__flush_tlb()][__flush_tlb] is implemented by copying `cr3`
into a temporary register, then copying that result back in again.
Expand Down

0 comments on commit d7368ee

Please sign in to comment.