Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Feature/risc v debugging #1

Open
wants to merge 39 commits into
base: master
Choose a base branch
from
Open

Conversation

kmeinhar
Copy link
Owner

Implementation of Debugging Support into TaPaSCo for a Heterogeneous RISC-V System

@kmeinhar kmeinhar force-pushed the feature/RISC-V-Debugging branch 2 times, most recently from 7ac56b0 to a0cff97 Compare July 7, 2020 14:01
@kmeinhar kmeinhar force-pushed the feature/RISC-V-Debugging branch from f8c8d49 to 713cfcb Compare July 9, 2020 11:34
@kmeinhar kmeinhar force-pushed the feature/RISC-V-Debugging branch from b8ade16 to 8c46b7c Compare July 30, 2020 06:51
wirthjohannes and others added 21 commits August 4, 2020 11:22
This can be used to access a PE over JTAG
A visible JTAG over AXI module created problems while executing RISC-V code
Can be treated as a normal peripheral reset and does not need to be
supported bei converter
Also connects clk and rst to jtag switch
Converter now also supports the usage of the JTAG chain.
The name: JtagDebug
Options:
 enabled: true | false
 device_type: jtag_switch | jtag_chain
@kmeinhar kmeinhar force-pushed the feature/RISC-V-Debugging branch from 8c46b7c to 2785353 Compare August 4, 2020 09:23
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants