Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Fix the parsing issue of preprocessing macros within the module's port declarations. #14

Merged
merged 1 commit into from
Dec 24, 2024

Conversation

donniek
Copy link
Contributor

@donniek donniek commented Dec 22, 2024

Fix In SystemVerilog, macro definition parsing error #13

@donniek
Copy link
Contributor Author

donniek commented Dec 22, 2024

I'm not sure if it's because my system is macOS, but the differences between the src/parser.c generated by tree-sitter and the original one are quite significant. The tree-sitter tests have all passed. Could you please evaluate the impact of these changes?
Thank you.

@gmlarumbe gmlarumbe merged commit 15fbf73 into gmlarumbe:master Dec 24, 2024
2 checks passed
@gmlarumbe
Copy link
Owner

Could you please evaluate the impact of these changes?

If tests are passing it should be perfectly fine.

Thanks @donniek for your contribution :)

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants