Skip to content

Commit

Permalink
net: Add drivers for Sysnopsys Ethernet 10G device
Browse files Browse the repository at this point in the history
This driver support the Synopsys Designware Ethernet 10G
IP block refer from the driver dwc_eth_qos.

The driver MAC register mapping is different between
Synopsys QoS IP and Synopsys 10G IP, and thus new file
is created meant for Sysnopsys 10G IP.

The dwc_eth_xgmac_socfpga.c is specific to a device family,
the driver support the specific configuration used in
Intel SoC FPGA Agilex5.

This driver is extensible for other device family to use.

Signed-off-by: Boon Khai Ng <[email protected]>
  • Loading branch information
ngboonkhai authored and trini committed May 8, 2024
1 parent 1afa75c commit 48022fb
Show file tree
Hide file tree
Showing 5 changed files with 1,709 additions and 0 deletions.
18 changes: 18 additions & 0 deletions drivers/net/Kconfig
Original file line number Diff line number Diff line change
Expand Up @@ -193,6 +193,24 @@ config CALXEDA_XGMAC
This driver supports the XGMAC in Calxeda Highbank and Midway
machines.

config DWC_ETH_XGMAC
bool "Synopsys DWC Ethernet XGMAC device support"
select PHYLIB
help
This driver supports the Synopsys Designware Ethernet XGMAC (10G
Ethernet MAC) IP block. The IP supports many options for bus type,
clocking/reset structure, and feature list.

config DWC_ETH_XGMAC_SOCFPGA
bool "Synopsys DWC Ethernet XGMAC device support for SOCFPGA"
select REGMAP
select SYSCON
depends on DWC_ETH_XGMAC
default y if TARGET_SOCFPGA_AGILEX5
help
The Synopsys Designware Ethernet XGMAC IP block with specific
configuration used in Intel SoC FPGA chip.

config DRIVER_DM9000
bool "Davicom DM9000 controller driver"
help
Expand Down
2 changes: 2 additions & 0 deletions drivers/net/Makefile
Original file line number Diff line number Diff line change
Expand Up @@ -22,6 +22,8 @@ obj-$(CONFIG_DWC_ETH_QOS) += dwc_eth_qos.o
obj-$(CONFIG_DWC_ETH_QOS_IMX) += dwc_eth_qos_imx.o
obj-$(CONFIG_DWC_ETH_QOS_ROCKCHIP) += dwc_eth_qos_rockchip.o
obj-$(CONFIG_DWC_ETH_QOS_QCOM) += dwc_eth_qos_qcom.o
obj-$(CONFIG_DWC_ETH_XGMAC) += dwc_eth_xgmac.o
obj-$(CONFIG_DWC_ETH_XGMAC_SOCFPGA) += dwc_eth_xgmac_socfpga.o
obj-$(CONFIG_DWC_ETH_QOS_STARFIVE) += dwc_eth_qos_starfive.o
obj-$(CONFIG_DWC_ETH_QOS_STM32) += dwc_eth_qos_stm32.o
obj-$(CONFIG_E1000) += e1000.o
Expand Down
Loading

0 comments on commit 48022fb

Please sign in to comment.