Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Remove verilog/rtl/RAM128.v #118

Open
wants to merge 1 commit into
base: main
Choose a base branch
from
Open

Remove verilog/rtl/RAM128.v #118

wants to merge 1 commit into from

Conversation

antonblanchard
Copy link

Simulation should be using verilog/dv/vip/RAM128.v or verilog/gl/RAM128.v

@antonblanchard
Remove verilog/rtl/RAM128.v
cd8f001 
Simulation should be using verilog/dv/vip/RAM128.v or verilog/gl/RAM128.v
@marwaneltoukhy
Copy link
Member

@M0stafaRady Can you take a look?

M0stafaRady
M0stafaRady approved these changes Dec 11, 2024
View reviewed changes
Copy link
Member

@M0stafaRady M0stafaRady left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

True, simulation doesn't use this one.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers

@M0stafaRady M0stafaRady M0stafaRady approved these changes

Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
3 participants
@antonblanchard @marwaneltoukhy @M0stafaRady