Skip to content

Commit

Permalink
Fix some typos in docs and comments
Browse files Browse the repository at this point in the history
  • Loading branch information
jryans committed Nov 21, 2023
1 parent d7cc2cf commit c060589
Show file tree
Hide file tree
Showing 3 changed files with 5 additions and 5 deletions.
4 changes: 2 additions & 2 deletions BUILDING
Original file line number Diff line number Diff line change
Expand Up @@ -274,7 +274,7 @@ The makefile supports several targets:
existing `scheme` executable, which must be sufficiently compatible
version of Chez Scheme. (It doesn't need to be the same version,
but it needs to have some compatible internal structure.) Supply
`SCHEME=<scheme>` to select the Scheme implementaion.
`SCHEME=<scheme>` to select the Scheme implementation.

To use this target for a machine type whose boot files are not
present (which would be typical for this target), run "configure"
Expand Down Expand Up @@ -391,7 +391,7 @@ after <machine type>:
* `/config` or `/none`

Configures for a machine type, including creating the
`nmake`-compable "Makefile", but does not build.
`nmake`-compatible "Makefile", but does not build.

* `/kernel`

Expand Down
4 changes: 2 additions & 2 deletions IMPLEMENTATION.md
Original file line number Diff line number Diff line change
Expand Up @@ -843,7 +843,7 @@ that
```scheme
(set! %r1 v1)
(set! %r1 v2)
... use %r1, sometimes expecting v1 and sometimess v2 ...
... use %r1, sometimes expecting v1 and sometimes v2 ...
```

looks fine, and it may optimize away the first assignment. [Note:
Expand Down Expand Up @@ -1142,7 +1142,7 @@ binds `andi-op`, and `(emit andi arg2 ...)` turns into `(logical-op
`emit`. The last argument is conventionally `code*`, which is the code
list to be extended with new code at its beginning (because the
machine-code list is built end to start). The bounce from `andi-op` to
`logicial-op` is because many instructions follow a similar encoding,
`logical-op` is because many instructions follow a similar encoding,
such as different bitwise-logical operations like `and` and `or`.
Meanwhile, `logical-op` uses an `emit-code` form, which is also in
"arm64.ss" and other backends, that calls `aop-cons` with a suitable
Expand Down
2 changes: 1 addition & 1 deletion s/cpnanopass.ss
Original file line number Diff line number Diff line change
Expand Up @@ -4879,7 +4879,7 @@
(lambda ()
; Since cp is not always a real register, and the mref form requires us to put a var of some sort
; in for its base, we need to move cp to to a real register. Unfortunately, there do not seem to be
; enough real registers available, since ac0 is in use through out, xp and td serve as temopraries, and
; enough real registers available, since ac0 is in use through out, xp and td serve as temporaries, and
; we'd like to keep ts free to serve for memory to memory moves.
; Since this is the case, we need a temporary to put cp into when we are working with it and
; xp is the natural choice (or td or ts if we switched amongst their roles)
Expand Down

0 comments on commit c060589

Please sign in to comment.