Code

Fix width inferencing issue#952

Code

Merged

jackkoenig merged 10 commits intomasterchipsalliance/chisel:masterfrom fix-widthchipsalliance/chisel:fix-widthCopy head branch name to clipboardDec 19, 2018

+465-31

Commits

Commits on Nov 28, 2018

• Change .getWidth to throw an exception instead of calling .get

  jackkoenig

  committed
  d1a1e09

  Copy full SHA for d1a1e09

Commits on Nov 29, 2018

• Add utilities for checking inferred vs. known widths

  jackkoenig

  committed
  da71d1b

  Copy full SHA for da71d1b

• Add some width tests

  jackkoenig

  committed
  205fe11

  Copy full SHA for 205fe11

• Fix width propagation of non-literals in WireInit and RegInit

  jackkoenig

  committed
  20f8636

  Copy full SHA for 20f8636

Commits on Dec 15, 2018

• Add WidthSpecs for Wire and Reg and make WireInit/RegInit DRYer

  jackkoenig

  committed
  733e303

  Copy full SHA for 733e303

• Add ScalaDoc for Reg, Wire, RegInit, and WireInit

  jackkoenig

  committed
  45bd10d

  Copy full SHA for 45bd10d

• Merge branch 'master' into fix-width

  jackkoenig

  committed
  4e20644

  Copy full SHA for 4e20644

Commits on Dec 17, 2018

• Moar ScalaDoc

  jackkoenig

  committed
  a2f5462

  Copy full SHA for a2f5462

Commits on Dec 18, 2018

• Add TLDR for WireInit and RegInit type/width rules

  jackkoenig

  committed
  0da1c5e

  Copy full SHA for 0da1c5e

• Remove no-longer-necessary sentence from RegInit ScalaDoc

  jackkoenig

  committed
  78d4bab

  Copy full SHA for 78d4bab