Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Fix broken mdoc #1600

Merged
merged 5 commits into from
Sep 24, 2020
Merged
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
6 changes: 5 additions & 1 deletion .circleci/config.yml
Original file line number Diff line number Diff line change
Expand Up @@ -141,13 +141,14 @@ jobs:

test-chisel-docs:
executor: chisel-executor

steps:
- attach_workspace:
at: /home/chisel

- run:
command: |
sbt $SBT_ARGS "docs/mdoc"
(cd chisel3 && cat /dev/null | sbt $SBT_ARGS "docs/mdoc")

test-chisel-2_11:
executor: chisel-executor
Expand Down Expand Up @@ -178,4 +179,7 @@ workflows:
- test-chisel-2_12:
requires:
- build-treadle
- test-chisel-docs:
requires:
- build-treadle

2 changes: 1 addition & 1 deletion docs/src/cookbooks/naming.md
Original file line number Diff line number Diff line change
Expand Up @@ -58,5 +58,5 @@ class ExampleNoPrefix extends MultiIOModule {
out := add
}

println(ChiselStage.emitVerilog(new Example7))
println(ChiselStage.emitVerilog(new ExampleNoPrefix))
```
2 changes: 1 addition & 1 deletion docs/src/explanations/naming.md
Original file line number Diff line number Diff line change
Expand Up @@ -213,7 +213,7 @@ reflection naming cannot:
```scala mdoc
class Example10 extends MultiIOModule {
{
val in = IO(Input(UInt(width.W)))
val in = IO(Input(UInt(3.W)))
val out = IO(Output(UInt()))

val add = in + in
Expand Down