Use preopen_dir handlers exposed in wasi-common #171
Merged
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
|
CraneStation/wasi-common#25 is now merged! |
kubkon
pushed a commit
that referenced
this pull request
Nov 7, 2019
grishasobol
pushed a commit
to grishasobol/wasmtime
that referenced
this pull request
Nov 29, 2021
…e#171) * Removed byteorder now that from_le_bytes is stabilized * Rust fmt
pchickey
pushed a commit
to pchickey/wasmtime
that referenced
this pull request
May 16, 2023
This is just a rename, and it's not yet clear what shape wasi-cli-base will ultimately take, but for now, it's useful to avoid confusion about whether wasi-base is meant to be used by all WASI worlds. It is a base for CLI-like worlds that have command-line args, environment variables, and exit statuses, and not all WASI worlds will have those.
dhil
added a commit
to dhil/wasmtime
that referenced
this pull request
May 15, 2024
avanhatt
pushed a commit
to wellesley-prog-sys/wasmtime
that referenced
this pull request
Oct 23, 2024
Add a spec expression `(as <expr> <ty>)` to specify the type of a spec expression inline. The syntax is motivated by SMT-LIB qualified identifiers. The motivation for this is the need to express register width constraints in ASLp-derived specs.
avanhatt
pushed a commit
to wellesley-prog-sys/wasmtime
that referenced
this pull request
Oct 23, 2024
Model the `Reg` type on AArch64 as unknown bitvector width. Reverses bytecodealliance#108. The motivation for this is the need to model vector intructions, where `Reg` is also used to represent ARM `Z` 128-bit registers. The type inference problems that necessitated the 64-bit type before have now been fixed by a combination of bytecodealliance#167 and bytecodealliance#171. Updates avanhatt#46 avanhatt#34
avanhatt
pushed a commit
to wellesley-prog-sys/wasmtime
that referenced
this pull request
Oct 23, 2024
Add a spec expression `(as <expr> <ty>)` to specify the type of a spec expression inline. The syntax is motivated by SMT-LIB qualified identifiers. The motivation for this is the need to express register width constraints in ASLp-derived specs.
avanhatt
pushed a commit
to wellesley-prog-sys/wasmtime
that referenced
this pull request
Oct 23, 2024
Model the `Reg` type on AArch64 as unknown bitvector width. Reverses bytecodealliance#108. The motivation for this is the need to model vector intructions, where `Reg` is also used to represent ARM `Z` 128-bit registers. The type inference problems that necessitated the 64-bit type before have now been fixed by a combination of bytecodealliance#167 and bytecodealliance#171. Updates avanhatt#46 avanhatt#34
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
This PR depends on CraneStation/wasi-common#25, hence, before that one is merged, a CI failure is expected due to the dependence on functionality in
wasi-commonwhich hasn't made it to master yet.