Skip to content
This repository has been archived by the owner on Jan 30, 2020. It is now read-only.

Commit

Permalink
Update EFI, Clover 4717, CX20751_2 audio layout-id ingect....
Browse files Browse the repository at this point in the history 
via Device Properties, acpi rename patches via RenameDevices, all kext has been update to the newest.
  • Loading branch information
Xc233 authored and Xc233 committed Nov 2, 2018
1 parent 93ab856 commit 9907dec
Show file tree
Hide file tree
Showing 31 changed files with 5,491 additions and 30,681 deletions.
3,587 changes: 1,733 additions & 1,854 deletions DSDT/DSDT.dsl → ACPI/acpi/origin/DSDT.dsl
View file

Large diffs are not rendered by default.

96 changes: 56 additions & 40 deletions DSDT/SSDT-0.dsl → ACPI/acpi/origin/SSDT-0-CB-01.dsl
View file
Original file line number Diff line number Diff line change
@@ -1,17 +1,17 @@
/*
* Intel ACPI Component Architecture
* AML/ASL+ Disassembler version 20161210-64(RM)
* Copyright (c) 2000 - 2016 Intel Corporation
* AML/ASL+ Disassembler version 20180810 (64-bit version)
* Copyright (c) 2000 - 2018 Intel Corporation
*
* Disassembling to non-symbolic legacy ASL operators
*
* Disassembly of SSDT-0.aml, Sat Feb 10 21:12:22 2018
* Disassembly of SSDT-0-CB-01.aml, Fri Nov 2 13:34:27 2018
*
* Original Table Header:
* Signature "SSDT"
* Length 0x00000B74 (2932)
* Revision 0x02
* Checksum 0x37
* Checksum 0x04
* OEM ID "LENOVO"
* OEM Table ID "CB-01 "
* OEM Revision 0x00000001 (1)
Expand All @@ -20,6 +20,13 @@
*/
DefinitionBlock ("", "SSDT", 2, "LENOVO", "CB-01 ", 0x00000001)
{
/*
* External declarations were imported from
* a reference file -- refs.txt
*/

External (_GPE.MMTB, MethodObj) // 0 Arguments // From external reference file
External (_GPE.VHOV, MethodObj) // 3 Arguments // From external reference file
External (_PR_.CPU0, ProcessorObj)
External (_PR_.CPU0._PPC, IntObj)
External (_PR_.CPU1, ProcessorObj)
Expand All @@ -29,13 +36,20 @@ DefinitionBlock ("", "SSDT", 2, "LENOVO", "CB-01 ", 0x00000001)
External (_PR_.CPU5, ProcessorObj)
External (_PR_.CPU6, ProcessorObj)
External (_PR_.CPU7, ProcessorObj)
External (_SB_.PCI0.GFX0.DD02._BCM, MethodObj) // 1 Arguments // From external reference file
External (_SB_.PCI0.LPCB.H_EC.ECMD, MethodObj) // 1 Arguments // From external reference file
External (_SB_.PCI0.LPCB.H_EC.ECRD, MethodObj) // 1 Arguments // From external reference file
External (_SB_.PCI0.LPCB.H_EC.ECWT, MethodObj) // 2 Arguments // From external reference file
External (_SB_.PCI0.PEG0.PEGP.SGPO, MethodObj) // 2 Arguments // From external reference file
External (_SB_.PCI0.SAT0.SDSM, MethodObj) // 4 Arguments // From external reference file
External (_SB_.PCI0.XHC_.RHUB.TPLD, MethodObj) // 2 Arguments // From external reference file

Scope (\)
{
Name (SSDT, Package (0x0C)
{
"CPU0IST ",
0x9A3E0598,
0x9A314598,
0x00000539,
"APIST ",
0x9CD12618,
Expand Down Expand Up @@ -141,7 +155,7 @@ DefinitionBlock ("", "SSDT", 2, "LENOVO", "CB-01 ", 0x00000001)
{
If (CondRefOf (\_PR.CPU0._PPC))
{
Store (CPPC, \_PR.CPU0._PPC)
Store (CPPC, \_PR.CPU0._PPC) /* External reference */
}

Store (CPDC (Arg0), Local0)
Expand All @@ -165,7 +179,7 @@ DefinitionBlock ("", "SSDT", 2, "LENOVO", "CB-01 ", 0x00000001)
CreateField (Arg0, 0x40, Multiply (Local1, 0x08), TEMP)
Name (STS0, Buffer (0x04)
{
0x00, 0x00, 0x00, 0x00
0x00, 0x00, 0x00, 0x00 // ....
})
Concatenate (STS0, TEMP, Local2)
Return (COSC (ToUUID ("4077a616-290c-47be-9ebd-d87058713953"), REVS, SIZE, Local2))
Expand All @@ -184,15 +198,16 @@ DefinitionBlock ("", "SSDT", 2, "LENOVO", "CB-01 ", 0x00000001)
CreateDWordField (UID0, 0x04, EID1)
CreateDWordField (UID0, 0x08, EID2)
CreateDWordField (UID0, 0x0C, EID3)
If (LNot (LAnd (LAnd (LEqual (IID0, EID0), LEqual (IID1, EID1)), LAnd (LEqual (IID2, EID2), LEqual (IID3, EID3)))))
If (LNot (LAnd (LAnd (LEqual (IID0, EID0), LEqual (IID1, EID1)), LAnd (LEqual (
IID2, EID2), LEqual (IID3, EID3)))))
{
Store (0x06, STS0)
Store (0x06, STS0) /* \_PR_.CPU0.COSC.STS0 */
Return (Arg3)
}

If (LNotEqual (Arg1, One))
{
Store (0x0A, STS0)
Store (0x0A, STS0) /* \_PR_.CPU0.COSC.STS0 */
Return (Arg3)
}

Expand All @@ -210,18 +225,19 @@ DefinitionBlock ("", "SSDT", 2, "LENOVO", "CB-01 ", 0x00000001)

If (And (STS0, One))
{
And (CAP0, 0x0BFF, CAP0)
And (CAP0, 0x0BFF, CAP0) /* \_PR_.CPU0.GCAP.CAP0 */
Return (Zero)
}

Or (And (PDC0, 0x7FFFFFFF), CAP0, PDC0)
Or (And (PDC0, 0x7FFFFFFF), CAP0, PDC0) /* \PDC0 */
If (And (CFGD, 0x7A))
{
If (LAnd (LAnd (And (CFGD, 0x0200), And (PDC0, 0x18)), LNot (And (SDTL, 0x02))))
If (LAnd (LAnd (And (CFGD, 0x0200), And (PDC0, 0x18)), LNot (
And (SDTL, 0x02))))
{
Or (SDTL, 0x02, SDTL)
Or (SDTL, 0x02, SDTL) /* \SDTL */
OperationRegion (CST0, SystemMemory, DerefOf (Index (SSDT, 0x07)), DerefOf (Index (SSDT, 0x08)))
Load (CST0, HC0)
Load (CST0, HC0) /* \_PR_.CPU0.HC0_ */
}
}

Expand Down Expand Up @@ -258,11 +274,11 @@ DefinitionBlock ("", "SSDT", 2, "LENOVO", "CB-01 ", 0x00000001)

If (And (STS1, One))
{
And (CAP1, 0x0BFF, CAP1)
And (CAP1, 0x0BFF, CAP1) /* \_PR_.CPU1.GCAP.CAP1 */
Return (Zero)
}

Or (And (PDC1, 0x7FFFFFFF), CAP1, PDC1)
Or (And (PDC1, 0x7FFFFFFF), CAP1, PDC1) /* \PDC1 */
If (LEqual (And (PDC1, 0x09), 0x09))
{
APPT ()
Expand All @@ -273,27 +289,27 @@ DefinitionBlock ("", "SSDT", 2, "LENOVO", "CB-01 ", 0x00000001)
APCT ()
}

Store (PDC1, PDC0)
Store (PDC1, PDC0) /* \PDC0 */
Return (Zero)
}

Method (APCT, 0, NotSerialized)
{
If (LAnd (And (CFGD, 0x7A), LNot (And (SDTL, 0x20))))
{
Or (SDTL, 0x20, SDTL)
Or (SDTL, 0x20, SDTL) /* \SDTL */
OperationRegion (CST1, SystemMemory, DerefOf (Index (SSDT, 0x0A)), DerefOf (Index (SSDT, 0x0B)))
Load (CST1, HC1)
Load (CST1, HC1) /* \_PR_.CPU1.HC1_ */
}
}

Method (APPT, 0, NotSerialized)
{
If (LAnd (And (CFGD, One), LNot (And (SDTL, 0x10))))
{
Or (SDTL, 0x10, SDTL)
Or (SDTL, 0x10, SDTL) /* \SDTL */
OperationRegion (IST1, SystemMemory, DerefOf (Index (SSDT, 0x04)), DerefOf (Index (SSDT, 0x05)))
Load (IST1, HI1)
Load (IST1, HI1) /* \_PR_.CPU1.HI1_ */
}
}
}
Expand Down Expand Up @@ -325,11 +341,11 @@ DefinitionBlock ("", "SSDT", 2, "LENOVO", "CB-01 ", 0x00000001)

If (And (STS2, One))
{
And (CAP2, 0x0BFF, CAP2)
And (CAP2, 0x0BFF, CAP2) /* \_PR_.CPU2.GCAP.CAP2 */
Return (Zero)
}

Or (And (PDC2, 0x7FFFFFFF), CAP2, PDC2)
Or (And (PDC2, 0x7FFFFFFF), CAP2, PDC2) /* \PDC2 */
If (LEqual (And (PDC2, 0x09), 0x09))
{
\_PR.CPU1.APPT ()
Expand All @@ -340,7 +356,7 @@ DefinitionBlock ("", "SSDT", 2, "LENOVO", "CB-01 ", 0x00000001)
\_PR.CPU1.APCT ()
}

Store (PDC2, PDC0)
Store (PDC2, PDC0) /* \PDC0 */
Return (Zero)
}
}
Expand Down Expand Up @@ -372,11 +388,11 @@ DefinitionBlock ("", "SSDT", 2, "LENOVO", "CB-01 ", 0x00000001)

If (And (STS3, One))
{
And (CAP3, 0x0BFF, CAP3)
And (CAP3, 0x0BFF, CAP3) /* \_PR_.CPU3.GCAP.CAP3 */
Return (Zero)
}

Or (And (PDC3, 0x7FFFFFFF), CAP3, PDC3)
Or (And (PDC3, 0x7FFFFFFF), CAP3, PDC3) /* \PDC3 */
If (LEqual (And (PDC3, 0x09), 0x09))
{
\_PR.CPU1.APPT ()
Expand All @@ -387,7 +403,7 @@ DefinitionBlock ("", "SSDT", 2, "LENOVO", "CB-01 ", 0x00000001)
\_PR.CPU1.APCT ()
}

Store (PDC3, PDC0)
Store (PDC3, PDC0) /* \PDC0 */
Return (Zero)
}
}
Expand Down Expand Up @@ -419,11 +435,11 @@ DefinitionBlock ("", "SSDT", 2, "LENOVO", "CB-01 ", 0x00000001)

If (And (STS4, One))
{
And (CAP4, 0x0BFF, CAP4)
And (CAP4, 0x0BFF, CAP4) /* \_PR_.CPU4.GCAP.CAP4 */
Return (Zero)
}

Or (And (PDC4, 0x7FFFFFFF), CAP4, PDC4)
Or (And (PDC4, 0x7FFFFFFF), CAP4, PDC4) /* \PDC4 */
If (LEqual (And (PDC4, 0x09), 0x09))
{
\_PR.CPU1.APPT ()
Expand All @@ -434,7 +450,7 @@ DefinitionBlock ("", "SSDT", 2, "LENOVO", "CB-01 ", 0x00000001)
\_PR.CPU1.APCT ()
}

Store (PDC4, PDC0)
Store (PDC4, PDC0) /* \PDC0 */
Return (Zero)
}
}
Expand Down Expand Up @@ -466,11 +482,11 @@ DefinitionBlock ("", "SSDT", 2, "LENOVO", "CB-01 ", 0x00000001)

If (And (STS5, One))
{
And (CAP5, 0x0BFF, CAP5)
And (CAP5, 0x0BFF, CAP5) /* \_PR_.CPU5.GCAP.CAP5 */
Return (Zero)
}

Or (And (PDC5, 0x7FFFFFFF), CAP5, PDC5)
Or (And (PDC5, 0x7FFFFFFF), CAP5, PDC5) /* \PDC5 */
If (LEqual (And (PDC5, 0x09), 0x09))
{
\_PR.CPU1.APPT ()
Expand All @@ -481,7 +497,7 @@ DefinitionBlock ("", "SSDT", 2, "LENOVO", "CB-01 ", 0x00000001)
\_PR.CPU1.APCT ()
}

Store (PDC5, PDC0)
Store (PDC5, PDC0) /* \PDC0 */
Return (Zero)
}
}
Expand Down Expand Up @@ -513,11 +529,11 @@ DefinitionBlock ("", "SSDT", 2, "LENOVO", "CB-01 ", 0x00000001)

If (And (STS6, One))
{
And (CAP6, 0x0BFF, CAP6)
And (CAP6, 0x0BFF, CAP6) /* \_PR_.CPU6.GCAP.CAP6 */
Return (Zero)
}

Or (And (PDC6, 0x7FFFFFFF), CAP6, PDC6)
Or (And (PDC6, 0x7FFFFFFF), CAP6, PDC6) /* \PDC6 */
If (LEqual (And (PDC6, 0x09), 0x09))
{
\_PR.CPU1.APPT ()
Expand All @@ -528,7 +544,7 @@ DefinitionBlock ("", "SSDT", 2, "LENOVO", "CB-01 ", 0x00000001)
\_PR.CPU1.APCT ()
}

Store (PDC6, PDC0)
Store (PDC6, PDC0) /* \PDC0 */
Return (Zero)
}
}
Expand Down Expand Up @@ -560,11 +576,11 @@ DefinitionBlock ("", "SSDT", 2, "LENOVO", "CB-01 ", 0x00000001)

If (And (STS7, One))
{
And (CAP7, 0x0BFF, CAP7)
And (CAP7, 0x0BFF, CAP7) /* \_PR_.CPU7.GCAP.CAP7 */
Return (Zero)
}

Or (And (PDC7, 0x7FFFFFFF), CAP7, PDC7)
Or (And (PDC7, 0x7FFFFFFF), CAP7, PDC7) /* \PDC7 */
If (LEqual (And (PDC7, 0x09), 0x09))
{
\_PR.CPU1.APPT ()
Expand All @@ -575,7 +591,7 @@ DefinitionBlock ("", "SSDT", 2, "LENOVO", "CB-01 ", 0x00000001)
\_PR.CPU1.APCT ()
}

Store (PDC7, PDC0)
Store (PDC7, PDC0) /* \PDC0 */
Return (Zero)
}
}
Expand Down
Loading

0 comments on commit 9907dec

Please sign in to comment.