Skip to content
View Preethigrace-7's full-sized avatar
🎯
Focusing
🎯
Focusing

Block or report Preethigrace-7

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. 6TSRAM 6TSRAM Public

    Simulation files and documentation for the Energy-Efficient 6T SRAM Cell Design project, created for the Ratan Tata Tribute Circuit Design & Simulation Hackathon, focusing on a low-power 130nm SRAM…

    1

  2. Digital_clk Digital_clk Public

    This repository contains data and code related to design of digital clock using verilog code.

    Verilog

  3. Techademy_Dynamic-memory-allocation-in-C- Techademy_Dynamic-memory-allocation-in-C- Public

    C++

  4. Digital_calender_using_verilog Digital_calender_using_verilog Public

    Verilog code for digital calender

    Verilog

  5. 3bit_bus_arbiter 3bit_bus_arbiter Public

    Verilog code for 3 bit bus arbiter

    Verilog

  6. 4bit_Rippercarryadder 4bit_Rippercarryadder Public

    verilod code for 4 bit ripple carry adder

    Verilog