Contributors:
-
Notifications
You must be signed in to change notification settings - Fork 0
This repository showcases the application of Verilog in implementing various Digital Logic Design concepts, including One-Hot Finite State Machines (OTHFSM), Algorithmic State Machines (ASM), and hardware accelerators.
License
MobinaMhr/Digital-Logic-Design-Lab-Experiments-S2023
About
This repository showcases the application of Verilog in implementing various Digital Logic Design concepts, including One-Hot Finite State Machines (OTHFSM), Algorithmic State Machines (ASM), and hardware accelerators.
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published