forked from openhwgroup/cva6
-
Notifications
You must be signed in to change notification settings - Fork 6
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
- Loading branch information
1 parent
130dd54
commit 8035153
Showing
1 changed file
with
71 additions
and
0 deletions.
There are no files selected for viewing
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,71 @@ | ||
[#zba,reftext=Address generation instructions] | ||
=== Zba extension | ||
|
||
[NOTE,caption=Frozen] | ||
==== | ||
The Zba extension is frozen. | ||
==== | ||
|
||
The Zba instructions can be used to accelerate the generation of addresses that index into arrays of basic types (halfword, word, doubleword) using both unsigned word-sized and XLEN-sized indices: a shifted index is added to a base address. | ||
|
||
The shift and add instructions do a left shift of 1, 2, or 3 because these are commonly found in real-world code and because they can be implemented with a minimal amount of additional hardware beyond that of the simple adder. This avoids lengthening the critical path in implementations. | ||
|
||
While the shift and add instructions are limited to a maximum left shift of 3, the slli instruction (from the base ISA) can be used to perform similar shifts for indexing into arrays of wider elements. The slli.uw -- added in this extension -- can be used when the index is to be interpreted as an unsigned word. | ||
|
||
The following instructions (and pseudoinstructions) comprise the Zba extension: | ||
|
||
[%header,cols="^1,^1,4,8"] | ||
|=== | ||
|RV32 | ||
|RV64 | ||
|Mnemonic | ||
|Instruction | ||
| | ||
|✓ | ||
|add.uw _rd_, _rs1_, _rs2_ | ||
|<<#insns-add_uw>> | ||
|✓ | ||
|✓ | ||
|sh1add _rd_, _rs1_, _rs2_ | ||
|<<#insns-sh1add>> | ||
| | ||
|✓ | ||
|sh1add.uw _rd_, _rs1_, _rs2_ | ||
|<<#insns-sh1add_uw>> | ||
|✓ | ||
|✓ | ||
|sh2add _rd_, _rs1_, _rs2_ | ||
|<<#insns-sh2add>> | ||
| | ||
|✓ | ||
|sh2add.uw _rd_, _rs1_, _rs2_ | ||
|<<#insns-sh2add_uw>> | ||
|✓ | ||
|✓ | ||
|sh3add _rd_, _rs1_, _rs2_ | ||
|<<#insns-sh3add>> | ||
| | ||
|✓ | ||
|sh3add.uw _rd_, _rs1_, _rs2_ | ||
|<<#insns-sh3add_uw>> | ||
| | ||
|✓ | ||
|slli.uw _rd_, _rs1_, _imm_ | ||
|<<#insns-slli_uw>> | ||
| | ||
|✓ | ||
|zext.w _rd_, _rs_ | ||
|<<#insns-add_uw>> | ||
|=== | ||
|