Popular repositories Loading
-
-
-
FPGA_UART
FPGA_UART PublicIn this project I create a little UART (currently only the rx port and a 7 segments displayer) to the IceCore.
Verilog
-
FPGA_squareGame
FPGA_squareGame PublicFPGA verilog program which displays a VGA signal and recives commands through rx. With these two modules a little videogame is created.
AGS Script
-
riscv-probe
riscv-probe PublicForked from michaeljclark/riscv-probe
Simple machine mode program to probe RISC-V control and status registers
C
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.