-
Notifications
You must be signed in to change notification settings - Fork 42
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Mention of VSG in an FPGA presentation #1398
Comments
Evening @lgu-appear,
Of course. I am glad you found VSG valuable enough to share it with your co-workers. A lot of times I do not hear back from people who use VSG, so thank you for letting me know. Good luck with your presentation. Regards, --Jeremy |
I added VSG as part of our requirements for the code quality. People are not getting into it - seems hard to get people to change their habits - except 2 co-workers that find the value in having a VHDL formatter. The presentation will be held at a conference where 150+ FPGA people usually attends. I don't know how many will watch the presentation, but hope it will be many! I hope you will get more users thanks to that quote of your project :) Regards |
Morning @lgu-appear,
Any insights as to why people would resist a code formatter? I was wondering if the act of manually formatting code is satisfying.
Wow, 150+ FPGA people. That is quite an audience. Wish I could be there. Let me know how the presentation goes. Regards, --Jeremy |
Morning @jeremiah-c-leary , I will let you know! My slot for my presentation is the last one of the day, so I don't have much hope regarding the attendance 😂 Regards |
Morning @lgu-appear,
They just saved the best for last. Good luck, --Jeremy |
Hello @jeremiah-c-leary ,
I am making a presentation about how we do our FPGA development in our company, at an FPGA presentation where they will be several attendees. Can I mention your project with a link to this repository?
Regards
The text was updated successfully, but these errors were encountered: