How to insert the weight and biases to the FPGA for making it synthesizable

[Rezef]

I notice that the wieghts and biases within the model are being inserted to the IP using fstream for simulation purpose only. What do I need to change if I want the weights and biases to be within the board and make it synthesizable as fstream itself is not synthesizable for vitis 2023.2