|
120 | 120 | vin-supply = <&vcc5v0_usb>;
|
121 | 121 | };
|
122 | 122 |
|
| 123 | + pcie30_avdd0v9: pcie30-avdd0v9 { |
| 124 | + compatible = "regulator-fixed"; |
| 125 | + regulator-name = "pcie30_avdd0v9"; |
| 126 | + regulator-always-on; |
| 127 | + regulator-boot-on; |
| 128 | + regulator-min-microvolt = <900000>; |
| 129 | + regulator-max-microvolt = <900000>; |
| 130 | + vin-supply = <&vcc3v3_sys>; |
| 131 | + }; |
| 132 | + |
| 133 | + pcie30_avdd1v8: pcie30-avdd1v8 { |
| 134 | + compatible = "regulator-fixed"; |
| 135 | + regulator-name = "pcie30_avdd1v8"; |
| 136 | + regulator-always-on; |
| 137 | + regulator-boot-on; |
| 138 | + regulator-min-microvolt = <1800000>; |
| 139 | + regulator-max-microvolt = <1800000>; |
| 140 | + vin-supply = <&vcc3v3_sys>; |
| 141 | + }; |
| 142 | + |
| 143 | + /* pi6c pcie clock generator */ |
| 144 | + vcc3v3_pi6c_03: vcc3v3-pi6c-03 { |
| 145 | + compatible = "regulator-fixed"; |
| 146 | + regulator-name = "vcc3v3_pi6c_03"; |
| 147 | + regulator-always-on; |
| 148 | + regulator-boot-on; |
| 149 | + regulator-min-microvolt = <3300000>; |
| 150 | + regulator-max-microvolt = <3300000>; |
| 151 | + vin-supply = <&vcc5v0_sys>; |
| 152 | + }; |
| 153 | + |
123 | 154 | vcc3v3_pcie: vcc3v3-pcie {
|
124 | 155 | compatible = "regulator-fixed";
|
125 | 156 | enable-active-high;
|
|
450 | 481 | };
|
451 | 482 |
|
452 | 483 | &pcie2x1 {
|
453 |
| - /* M.2 slot */ |
454 | 484 | pinctrl-names = "default";
|
455 |
| - pinctrl-0 = <&ngffpcie_reset_h>; |
| 485 | + pinctrl-0 = <&pcie_reset_h>; |
456 | 486 | reset-gpios = <&gpio3 RK_PC1 GPIO_ACTIVE_HIGH>;
|
457 | 487 | vpcie3v3-supply = <&vcc3v3_pcie>;
|
458 | 488 | status = "okay";
|
459 | 489 | };
|
460 | 490 |
|
461 | 491 | &pcie30phy {
|
| 492 | + phy-supply = <&vcc3v3_pi6c_03>; |
462 | 493 | status = "okay";
|
463 | 494 | };
|
464 | 495 |
|
465 | 496 | &pcie3x2 {
|
466 |
| - /* mPCIe slot */ |
467 | 497 | pinctrl-names = "default";
|
468 |
| - pinctrl-0 = <&minipcie_reset_h>; |
| 498 | + pinctrl-0 = <&pcie30x2m1_pins>; |
469 | 499 | reset-gpios = <&gpio2 RK_PD6 GPIO_ACTIVE_HIGH>;
|
470 | 500 | vpcie3v3-supply = <&vcc3v3_pcie>;
|
471 | 501 | status = "okay";
|
|
489 | 519 | rockchip,pins = <0 RK_PD4 RK_FUNC_GPIO &pcfg_pull_none>;
|
490 | 520 | };
|
491 | 521 |
|
492 |
| - minipcie_reset_h: minipcie-reset-h { |
493 |
| - rockchip,pins = <2 RK_PD6 RK_FUNC_GPIO &pcfg_pull_none>; |
494 |
| - }; |
495 |
| - |
496 |
| - ngffpcie_reset_h: ngffpcie-reset-h { |
| 522 | + pcie_reset_h: pcie-reset-h { |
497 | 523 | rockchip,pins = <3 RK_PC1 RK_FUNC_GPIO &pcfg_pull_none>;
|
498 | 524 | };
|
499 | 525 | };
|
|
0 commit comments