-
Notifications
You must be signed in to change notification settings - Fork 8
/
Copy pathuwrite4.S
51 lines (42 loc) · 1.27 KB
/
uwrite4.S
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
/* Runtime ABI for the ARM Cortex-M0
* uread4.S: unaligned memory read
*
* Copyright (c) 2017 Jörg Mische <[email protected]>
*
* Permission to use, copy, modify, and/or distribute this software for any
* purpose with or without fee is hereby granted, provided that the above
* copyright notice and this permission notice appear in all copies.
*
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT
* OF OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
*/
.syntax unified
.text
.thumb
.cpu cortex-m0
@ int __aeabi_uwrite4(int r0, void *r1)
@
@ Write 4 little endian bytes to unaligned memory address
@
.thumb_func
.global __aeabi_uwrite4
__aeabi_uwrite4:
lsrs r2, r1, #1
bcc .Lhalfword_aligned
strb r0, [r1]
adds r1, r1, #1
lsrs r0, r0, #8
strh r0, [r1]
lsrs r0, r0, #16
strb r0, [r1, #2]
bx lr
.Lhalfword_aligned:
strh r0, [r1]
lsrs r0, r0, #16
strh r0, [r1, #2]
bx lr