forked from OpenXiangShan/XiangShan
-
Notifications
You must be signed in to change notification settings - Fork 0
76 lines (74 loc) · 3.27 KB
/
artifacts.yml
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
# This file describes the GitHub Actions workflow for artifacts uploading.
name: Upload Artifacts
on:
push:
branches: [ master ]
pull_request:
branches: [ master ]
jobs:
generate-verilog:
runs-on: ubuntu-latest
continue-on-error: false
timeout-minutes: 30
name: Upload Artifacts
steps:
- uses: actions/checkout@v4
- name: set env
run: echo "NOOP_HOME=$GITHUB_WORKSPACE" >> $GITHUB_ENV
- name: psutil
run: sudo apt install python3-psutil
- name: init
run: make init
- name: mill
uses: jodersky/[email protected]
with:
mill-version: 0.12.3
- name: swapfile
run: |
sudo fallocate -l 10G /swapfile
sudo chmod 600 /swapfile
sudo mkswap /swapfile
sudo swapon /swapfile
- name: clean up
run: python3 $GITHUB_WORKSPACE/scripts/xiangshan.py --clean
- name: generate standalone devices for AXI4
run: |
make StandAloneCLINT DEVICE_BASE_ADDR=0x38000000 DEVICE_ADDR_WIDTH=32 DEVICE_DATA_WIDTH=64 DEVICE_TL=0 DEVICE_PREFIX=CLINT_
make StandAloneDebugModule DEVICE_BASE_ADDR=0x38020000 DEVICE_ADDR_WIDTH=32 DEVICE_DATA_WIDTH=64 DEVICE_TL=0 DEVICE_PREFIX=DM_
make StandAlonePLIC DEVICE_BASE_ADDR=0x3C000000 DEVICE_ADDR_WIDTH=32 DEVICE_DATA_WIDTH=64 DEVICE_TL=0 DEVICE_PREFIX=PLIC_
- name: generate CHI Issue B XSNoCTop verilog with difftest and filelist
run: |
make verilog WITH_CONSTANTIN=0 WITH_CHISELDB=0 CONFIG='XSNoCTopConfig --enable-difftest' ISSUE=B XSTOP_PREFIX=bosc_ JVM_XMX=16g
rm `find $GITHUB_WORKSPACE/build -name "*.fir"`
cd $GITHUB_WORKSPACE/build/rtl && find . -name "*.*v" > filelist.f
- name: acrhive issue B verilog artifacts
uses: actions/upload-artifact@v4
with:
name: xs-issue-b-difftest-verilog
path: build
- name: clean up
run: python3 $GITHUB_WORKSPACE/scripts/xiangshan.py --clean
- name: generate standalone devices for AXI4
run: |
make StandAloneCLINT DEVICE_BASE_ADDR=0x38000000 DEVICE_ADDR_WIDTH=32 DEVICE_DATA_WIDTH=64 DEVICE_TL=0 DEVICE_PREFIX=CLINT_
make StandAloneDebugModule DEVICE_BASE_ADDR=0x38020000 DEVICE_ADDR_WIDTH=32 DEVICE_DATA_WIDTH=64 DEVICE_TL=0 DEVICE_PREFIX=DM_
make StandAlonePLIC DEVICE_BASE_ADDR=0x3C000000 DEVICE_ADDR_WIDTH=32 DEVICE_DATA_WIDTH=64 DEVICE_TL=0 DEVICE_PREFIX=PLIC_
- name: generate CHI Issue E.b XSNoCTop verilog with difftest and filelist
run: |
make verilog WITH_CONSTANTIN=0 WITH_CHISELDB=0 CONFIG='XSNoCTopConfig --enable-difftest' ISSUE=E.b XSTOP_PREFIX=bosc_ JVM_XMX=16g
rm `find $GITHUB_WORKSPACE/build -name "*.fir"`
cd $GITHUB_WORKSPACE/build/rtl && find . -name "*.*v" > filelist.f
- name: acrhive issue E.b verilog artifacts
uses: actions/upload-artifact@v4
with:
name: xs-issue-e-b-difftest-verilog
path: build
- name: generate test-jar
run: |
python3 $GITHUB_WORKSPACE/scripts/xiangshan.py --clean
make test-jar
- name: acrhive test jar artifacts
uses: actions/upload-artifact@v4
with:
name: xsgen
path: out/xiangshan/test/assembly.dest/out.jar