-
-
Notifications
You must be signed in to change notification settings - Fork 16
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
My camera failed to start after flashing the firmware (suspected) #18
Comments
Please try this method and let me know if it worked for you. |
Same here. I bricked 2x cameras trying the new process from you Themactep. isvp_t31# fatls mmc 0:1 1 file(s), 0 dir(s) isvp_t31# reset Hentioe, how do you flash back to the backup once bricked ? |
Please show me the full log of the session. Also, photos of the board could help if it differs from what we use for development. |
I don't have the traces for the 1st camera (I used your script and commands in order) Here is the full trace from the 2nd ` CLK stop PLL init pll_init:366 pll_cfg.pdiv = 10, pll_cfg.h2div = 5, pll_cfg.h0div = 5, pll_cfg.cdiv = 1, pll_cfg.l2div = 2 nf=84 nr = 1 od0 = 1 od1 = 2 cppcr is 05405100 CPM_CPAPCR 0540510d nf=100 nr = 1 od0 = 1 od1 = 2 cppcr is 06405100 CPM_CPMPCR 0640510d nf=100 nr = 1 od0 = 1 od1 = 2 cppcr is 06405100 CPM_CPVPCR 0640510d cppcr 0x9a7b5510 apll_freq 1008000000 mpll_freq 1200000000 vpll_freq = 1200000000 ddr sel mpll, cpu sel apll ddrfreq 600000000 cclk 1008000000 l2clk 504000000 h0clk 240000000 h2clk 240000000 pclk 120000000 CLK init SDRAM init sdram init start ddr_inno_phy_init ..! phy reg = 0x00000007, CL = 0x00000007 ddr_inno_phy_init ..! 11: 00000004 ddr_inno_phy_init ..! 22: 00000006 ddr_inno_phy_init ..! 33: 00000006 REG_DDR_LMR: 00000210 REG_DDR_LMR: 00000310 REG_DDR_LMR: 00000110 REG_DDR_LMR, MR0: 00f73011 T31_0x5: 00000007 T31_0x15: 0000000c T31_0x4: 00000000 T31_0x14: 00000002 INNO_TRAINING_CTRL 1: 00000000 INNO_TRAINING_CTRL 2: 000000a1 T31_cc: 00000003 INNO_TRAINING_CTRL 3: 000000a0 T31_118: 0000003c T31_158: 0000003c T31_190: 00000020 T31_194: 0000001e jz-04 : 0x00000051 jz-08 : 0x000000a0 jz-28 : 0x00000024 DDR PHY init OK INNO_DQ_WIDTH :00000003 INNO_PLL_FBDIV :00000014 INNO_PLL_PDIV :00000005 INNO_MEM_CFG :00000051 INNO_PLL_CTRL :00000018 INNO_CHANNEL_EN :0000000d INNO_CWL :00000006 INNO_CL :00000007 DDR Controller init DDRC_STATUS 0x80000001 DDRC_CFG 0x0a288a40 DDRC_CTRL 0x0000011c DDRC_LMR 0x00400008 DDRC_DLP 0x00000000 DDRC_TIMING1 0x050f0a06 DDRC_TIMING2 0x021c0807 DDRC_TIMING3 0x20080723 DDRC_TIMING4 0x1f240031 DDRC_TIMING5 0xff060405 DDRC_TIMING6 0x321c0505 DDRC_REFCNT 0x00910503 DDRC_MMAP0 0x000020fc DDRC_MMAP1 0x00002400 DDRC_REMAP1 0x03020d0c DDRC_REMAP2 0x07060504 DDRC_REMAP3 0x0b0a0908 DDRC_REMAP4 0x0f0e0100 DDRC_REMAP5 0x13121110 DDRC_AUTOSR_EN 0x00000000 sdram init finished SDRAM init ok board_init_r image entry point: 0x80100000 U-Boot 2013.07-g8581847-dirty (Aug 09 2021 - 18:07:12) Board: ISVP (Ingenic XBurst T31 SoC) *** Warning - bad CRC, using default environment In: serial The upgrade flag could not be found! --->probe spend 4 ms Booting kernel from Legacy Image at 80600000 ...Image Name: Linux-3.10.14__isvp_swan_1.0__ Starting kernel ... [ 0.000000] Initializing cgroup subsys cpu U-Boot SPL 2013.07-g8581847-dirty (Aug 09 2021 - 18:07:12) CLK stop PLL init pll_init:366 pll_cfg.pdiv = 10, pll_cfg.h2div = 5, pll_cfg.h0div = 5, pll_cfg.cdiv = 1, pll_cfg.l2div = 2 nf=84 nr = 1 od0 = 1 od1 = 2 cppcr is 05405100 CPM_CPAPCR 0540510d nf=100 nr = 1 od0 = 1 od1 = 2 cppcr is 06405100 CPM_CPMPCR 0640510d nf=100 nr = 1 od0 = 1 od1 = 2 cppcr is 06405100 CPM_CPVPCR 0640510d cppcr 0x9a7b5510 apll_freq 1008000000 mpll_freq 1200000000 vpll_freq = 1200000000 ddr sel mpll, cpu sel apll ddrfreq 600000000 cclk 1008000000 l2clk 504000000 h0clk 240000000 h2clk 240000000 pclk 120000000 CLK init SDRAM init sdram init start ddr_inno_phy_init ..! phy reg = 0x00000007, CL = 0x00000007 ddr_inno_phy_init ..! 11: 00000004 ddr_inno_phy_init ..! 22: 00000006 ddr_inno_phy_init ..! 33: 00000006 REG_DDR_LMR: 00000210 REG_DDR_LMR: 00000310 REG_DDR_LMR: 00000110 REG_DDR_LMR, MR0: 00f73011 T31_0x5: 00000007 T31_0x15: 0000000c T31_0x4: 00000000 T31_0x14: 00000002 INNO_TRAINING_CTRL 1: 00000000 INNO_TRAINING_CTRL 2: 000000a1 T31_cc: 00000003 INNO_TRAINING_CTRL 3: 000000a0 T31_118: 0000003c T31_158: 0000003c T31_190: 00000020 T31_194: 0000001e jz-04 : 0x00000051 jz-08 : 0x000000a0 jz-28 : 0x00000024 DDR PHY init OK INNO_DQ_WIDTH :00000003 INNO_PLL_FBDIV :00000014 INNO_PLL_PDIV :00000005 INNO_MEM_CFG :00000051 INNO_PLL_CTRL :00000018 INNO_CHANNEL_EN :0000000d INNO_CWL :00000006 INNO_CL :00000007 DDR Controller init DDRC_STATUS 0x80000001 DDRC_CFG 0x0a288a40 DDRC_CTRL 0x0000011c DDRC_LMR 0x00400008 DDRC_DLP 0x00000000 DDRC_TIMING1 0x050f0a06 DDRC_TIMING2 0x021c0807 DDRC_TIMING3 0x20080723 DDRC_TIMING4 0x1f240031 DDRC_TIMING5 0xff060405 DDRC_TIMING6 0x321c0505 DDRC_REFCNT 0x00918403 DDRC_MMAP0 0x000020fc DDRC_MMAP1 0x00002400 DDRC_REMAP1 0x03020d0c DDRC_REMAP2 0x07060504 DDRC_REMAP3 0x0b0a0908 DDRC_REMAP4 0x0f0e0100 DDRC_REMAP5 0x13121110 DDRC_AUTOSR_EN 0x00000000 sdram init finished SDRAM init ok board_init_r image entry point: 0x80100000 U-Boot 2013.07-g8581847-dirty (Aug 09 2021 - 18:07:12) Board: ISVP (Ingenic XBurst T31 SoC) *** Warning - bad CRC, using default environment In: serial The upgrade flag could not be found! --->probe spend 4 ms Booting kernel from Legacy Image at 80600000 ...Image Name: Linux-3.10.14__isvp_swan_1.0__ Starting kernel ... [ 0.000000] Initializing cgroup subsys cpu CLK stop PLL init pll_init:366 pll_cfg.pdiv = 10, pll_cfg.h2div = 5, pll_cfg.h0div = 5, pll_cfg.cdiv = 1, pll_cfg.l2div = 2 nf=84 nr = 1 od0 = 1 od1 = 2 cppcr is 05405100 CPM_CPAPCR 0540510d nf=100 nr = 1 od0 = 1 od1 = 2 cppcr is 06405100 CPM_CPMPCR 0640510d nf=100 nr = 1 od0 = 1 od1 = 2 cppcr is 06405100 CPM_CPVPCR 0640510d cppcr 0x9a7b5510 apll_freq 1008000000 mpll_freq 1200000000 vpll_freq = 1200000000 ddr sel mpll, cpu sel apll ddrfreq 600000000 cclk 1008000000 l2clk 504000000 h0clk 240000000 h2clk 240000000 pclk 120000000 CLK init SDRAM init sdram init start ddr_inno_phy_init ..! phy reg = 0x00000007, CL = 0x00000007 ddr_inno_phy_init ..! 11: 00000004 ddr_inno_phy_init ..! 22: 00000006 ddr_inno_phy_init ..! 33: 00000006 REG_DDR_LMR: 00000210 REG_DDR_LMR: 00000310 REG_DDR_LMR: 00000110 REG_DDR_LMR, MR0: 00f73011 T31_0x5: 00000007 T31_0x15: 0000000c T31_0x4: 00000000 T31_0x14: 00000002 INNO_TRAINING_CTRL 1: 00000000 INNO_TRAINING_CTRL 2: 000000a1 T31_cc: 00000003 INNO_TRAINING_CTRL 3: 000000a0 T31_118: 0000003c T31_158: 0000003c T31_190: 00000020 T31_194: 0000001e jz-04 : 0x00000051 jz-08 : 0x000000a0 jz-28 : 0x00000024 DDR PHY init OK INNO_DQ_WIDTH :00000003 INNO_PLL_FBDIV :00000014 INNO_PLL_PDIV :00000005 INNO_MEM_CFG :00000051 INNO_PLL_CTRL :00000018 INNO_CHANNEL_EN :0000000d INNO_CWL :00000006 INNO_CL :00000007 DDR Controller init DDRC_STATUS 0x80000001 DDRC_CFG 0x0a288a40 DDRC_CTRL 0x0000011c DDRC_LMR 0x00400008 DDRC_DLP 0x00000000 DDRC_TIMING1 0x050f0a06 DDRC_TIMING2 0x021c0807 DDRC_TIMING3 0x20080723 DDRC_TIMING4 0x1f240031 DDRC_TIMING5 0xff060405 DDRC_TIMING6 0x321c0505 DDRC_REFCNT 0x00917003 DDRC_MMAP0 0x000020fc DDRC_MMAP1 0x00002400 DDRC_REMAP1 0x03020d0c DDRC_REMAP2 0x07060504 DDRC_REMAP3 0x0b0a0908 DDRC_REMAP4 0x0f0e0100 DDRC_REMAP5 0x13121110 DDRC_AUTOSR_EN 0x00000000 sdram init finished SDRAM init ok board_init_r image entry point: 0x80100000 U-Boot 2013.07-g8581847-dirty (Aug 09 2021 - 18:07:12) Board: ISVP (Ingenic XBurst T31 SoC) *** Warning - bad CRC, using default environment In: serial Usage: 1 file(s), 0 dir(s) isvp_t31# setenv baseaddr 0x80600000 --->probe spend 5 ms isvp_t31# help Environment size: 624/4092 bytes 1 file(s), 0 dir(s) isvp_t31# reset I'll take pic of the boards. |
I see no errors in the process. The firmware file was sucessfully written into the flash. Did you check the file? |
Oh, your SoC is T31L, not T31N. You need a different bootloader. |
damn... good catch ! |
@boblapo Use the programmer to directly write the backup data to the chip to restore it. This is a general approach. If you are Chinese, I can tell you what hardware to buy, if not I can't help you (because I use products that are only sold domestically in China). |
I have CH341A Mini programmer but using the clamp is not working. It fails at detecting the ZB25VQ128 spi. Do you de-solder the chip from the board to flash it or use usb power while you program ? |
thanks for the tip but even if now I can restore the original firmware I still getting the same [00]... boot. |
flash once more. read firmware back from the chip and compare md5sum with what you have just flashed. should be no difference. |
I'm having similar issues, I have 2 boards that don't work after flashing |
Details! What boards? What soc? What firmware? How did you flash them? Logs? |
Try to flash stock u-boot and see if it brings uart back. I don't have a T31L version of that camera but there is a possibility that hardware configuration was changed and our uboot is not compatible with it anymore. Cannot tell for sure until I get my hands on such a hardware. Till then, I would suggest not to change firmware on T31L devices unless you want to dig deeper and fix the bootloader yourself. |
Then T31L is most likely different in hardware part hence not supported for now. Do you have a dump of the stock firmware from that camera? Please send it to [email protected], maybe we'll be able to determine the difference from there. If not, then we'll have to postpone it until someone donates such a camera to the project. |
i do not have stock firmware @@ |
I have a very similar issue with a AW200 cam (MJSXJ05HL with T31L), and I would need some help.. I tried to flash (with CH341A) back original firmware or openipc. but it won't get back to live (no uart signal). Verification when flashing says :
|
2025.2.8 MJSXJ03HL with T31L SoC still fails to boot. While the RX LED on the TTL interface is blinking, there's no output in the terminal (or only garbled characters). After removing the flash chip and restoring the backup using a programmer (Xgecu T48), the camera boots normally. |
First here is a photo of the chip, it is not exactly the same as the one in the manual:
Differences from the manual:
My device accesses SD through
mmc 0:0
instead ofmmc 0:1
. All files can be seen through thefatls mmc 0:0
command.Except for changing
mmc 0:1
tommc 0:0
, I executed all the commands according to the manual, and they all returned correctly. But as soon as thereset
command is executed, the camera can no longer be started successfully. picocom will no longer be able to display any download logs. Occasionally there will be an undisplayable character (�) or two, but there will be no u-boot console, nothing.I flashed back the backup file through the programmer and successfully revived the device. I tried again and still got the same result.
I'm not sure what the problem is, can anyone give me some advice?
The text was updated successfully, but these errors were encountered: