forked from STMicroelectronics/lis2dw12-pid
-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathlis2dw12_reg.h
1078 lines (951 loc) · 37.2 KB
/
lis2dw12_reg.h
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
/**
******************************************************************************
* @file lis2dw12_reg.h
* @author Sensors Software Solution Team
* @brief This file contains all the functions prototypes for the
* lis2dw12_reg.c driver.
******************************************************************************
* @attention
*
* <h2><center>© Copyright (c) 2021 STMicroelectronics.
* All rights reserved.</center></h2>
*
* This software component is licensed by ST under BSD 3-Clause license,
* the "License"; You may not use this file except in compliance with the
* License. You may obtain a copy of the License at:
* opensource.org/licenses/BSD-3-Clause
*
******************************************************************************
*/
/* Define to prevent recursive inclusion -------------------------------------*/
#ifndef LIS2DW12_REGS_H
#define LIS2DW12_REGS_H
#ifdef __cplusplus
extern "C" {
#endif
/* Includes ------------------------------------------------------------------*/
#include <stdint.h>
#include <stddef.h>
#include <math.h>
/** @addtogroup LIS2DW12
* @{
*
*/
/** @defgroup Endianness definitions
* @{
*
*/
#ifndef DRV_BYTE_ORDER
#ifndef __BYTE_ORDER__
#define DRV_LITTLE_ENDIAN 1234
#define DRV_BIG_ENDIAN 4321
/** if _BYTE_ORDER is not defined, choose the endianness of your architecture
* by uncommenting the define which fits your platform endianness
*/
//#define DRV_BYTE_ORDER DRV_BIG_ENDIAN
#define DRV_BYTE_ORDER DRV_LITTLE_ENDIAN
#else /* defined __BYTE_ORDER__ */
#define DRV_LITTLE_ENDIAN __ORDER_LITTLE_ENDIAN__
#define DRV_BIG_ENDIAN __ORDER_BIG_ENDIAN__
#define DRV_BYTE_ORDER __BYTE_ORDER__
#endif /* __BYTE_ORDER__*/
#endif /* DRV_BYTE_ORDER */
/**
* @}
*
*/
/** @defgroup STMicroelectronics sensors common types
* @{
*
*/
#ifndef MEMS_SHARED_TYPES
#define MEMS_SHARED_TYPES
typedef struct
{
#if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
uint8_t bit0 : 1;
uint8_t bit1 : 1;
uint8_t bit2 : 1;
uint8_t bit3 : 1;
uint8_t bit4 : 1;
uint8_t bit5 : 1;
uint8_t bit6 : 1;
uint8_t bit7 : 1;
#elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
uint8_t bit7 : 1;
uint8_t bit6 : 1;
uint8_t bit5 : 1;
uint8_t bit4 : 1;
uint8_t bit3 : 1;
uint8_t bit2 : 1;
uint8_t bit1 : 1;
uint8_t bit0 : 1;
#endif /* DRV_BYTE_ORDER */
} bitwise_t;
#define PROPERTY_DISABLE (0U)
#define PROPERTY_ENABLE (1U)
/** @addtogroup Interfaces_Functions
* @brief This section provide a set of functions used to read and
* write a generic register of the device.
* MANDATORY: return 0 -> no Error.
* @{
*
*/
typedef int32_t (*stmdev_write_ptr)(void *, uint8_t, const uint8_t *, uint16_t);
typedef int32_t (*stmdev_read_ptr)(void *, uint8_t, uint8_t *, uint16_t);
typedef void (*stmdev_mdelay_ptr)(uint32_t millisec);
typedef struct
{
/** Component mandatory fields **/
stmdev_write_ptr write_reg;
stmdev_read_ptr read_reg;
/** Component optional fields **/
stmdev_mdelay_ptr mdelay;
/** Customizable optional pointer **/
void *handle;
} stmdev_ctx_t;
/**
* @}
*
*/
#endif /* MEMS_SHARED_TYPES */
#ifndef MEMS_UCF_SHARED_TYPES
#define MEMS_UCF_SHARED_TYPES
/** @defgroup Generic address-data structure definition
* @brief This structure is useful to load a predefined configuration
* of a sensor.
* You can create a sensor configuration by your own or using
* Unico / Unicleo tools available on STMicroelectronics
* web site.
*
* @{
*
*/
typedef struct
{
uint8_t address;
uint8_t data;
} ucf_line_t;
/**
* @}
*
*/
#endif /* MEMS_UCF_SHARED_TYPES */
/**
* @}
*
*/
/** @defgroup LIS2DW12_Infos
* @{
*
*/
/** I2C Device Address 8 bit format if SA0=0 -> 31 if SA0=1 -> 33 **/
#define LIS2DW12_I2C_ADD_L 0x31U
#define LIS2DW12_I2C_ADD_H 0x33U
/** Device Identification (Who am I) **/
#define LIS2DW12_ID 0x44U
/**
* @}
*
*/
#define LIS2DW12_OUT_T_L 0x0DU
#define LIS2DW12_OUT_T_H 0x0EU
#define LIS2DW12_WHO_AM_I 0x0FU
#define LIS2DW12_CTRL1 0x20U
typedef struct
{
#if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
uint8_t lp_mode : 2;
uint8_t mode : 2;
uint8_t odr : 4;
#elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
uint8_t odr : 4;
uint8_t mode : 2;
uint8_t lp_mode : 2;
#endif /* DRV_BYTE_ORDER */
} lis2dw12_ctrl1_t;
#define LIS2DW12_CTRL2 0x21U
typedef struct
{
#if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
uint8_t sim : 1;
uint8_t i2c_disable : 1;
uint8_t if_add_inc : 1;
uint8_t bdu : 1;
uint8_t cs_pu_disc : 1;
uint8_t not_used_01 : 1;
uint8_t soft_reset : 1;
uint8_t boot : 1;
#elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
uint8_t boot : 1;
uint8_t soft_reset : 1;
uint8_t not_used_01 : 1;
uint8_t cs_pu_disc : 1;
uint8_t bdu : 1;
uint8_t if_add_inc : 1;
uint8_t i2c_disable : 1;
uint8_t sim : 1;
#endif /* DRV_BYTE_ORDER */
} lis2dw12_ctrl2_t;
#define LIS2DW12_CTRL3 0x22U
typedef struct
{
#if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
uint8_t slp_mode : 2; /* slp_mode_sel + slp_mode_1 */
uint8_t not_used_01 : 1;
uint8_t h_lactive : 1;
uint8_t lir : 1;
uint8_t pp_od : 1;
uint8_t st : 2;
#elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
uint8_t st : 2;
uint8_t pp_od : 1;
uint8_t lir : 1;
uint8_t h_lactive : 1;
uint8_t not_used_01 : 1;
uint8_t slp_mode : 2; /* slp_mode_sel + slp_mode_1 */
#endif /* DRV_BYTE_ORDER */
} lis2dw12_ctrl3_t;
#define LIS2DW12_CTRL4_INT1_PAD_CTRL 0x23U
typedef struct
{
#if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
uint8_t int1_drdy : 1;
uint8_t int1_fth : 1;
uint8_t int1_diff5 : 1;
uint8_t int1_tap : 1;
uint8_t int1_ff : 1;
uint8_t int1_wu : 1;
uint8_t int1_single_tap : 1;
uint8_t int1_6d : 1;
#elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
uint8_t int1_6d : 1;
uint8_t int1_single_tap : 1;
uint8_t int1_wu : 1;
uint8_t int1_ff : 1;
uint8_t int1_tap : 1;
uint8_t int1_diff5 : 1;
uint8_t int1_fth : 1;
uint8_t int1_drdy : 1;
#endif /* DRV_BYTE_ORDER */
} lis2dw12_ctrl4_int1_pad_ctrl_t;
#define LIS2DW12_CTRL5_INT2_PAD_CTRL 0x24U
typedef struct
{
#if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
uint8_t int2_drdy : 1;
uint8_t int2_fth : 1;
uint8_t int2_diff5 : 1;
uint8_t int2_ovr : 1;
uint8_t int2_drdy_t : 1;
uint8_t int2_boot : 1;
uint8_t int2_sleep_chg : 1;
uint8_t int2_sleep_state : 1;
#elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
uint8_t int2_sleep_state : 1;
uint8_t int2_sleep_chg : 1;
uint8_t int2_boot : 1;
uint8_t int2_drdy_t : 1;
uint8_t int2_ovr : 1;
uint8_t int2_diff5 : 1;
uint8_t int2_fth : 1;
uint8_t int2_drdy : 1;
#endif /* DRV_BYTE_ORDER */
} lis2dw12_ctrl5_int2_pad_ctrl_t;
#define LIS2DW12_CTRL6 0x25U
typedef struct
{
#if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
uint8_t not_used_01 : 2;
uint8_t low_noise : 1;
uint8_t fds : 1;
uint8_t fs : 2;
uint8_t bw_filt : 2;
#elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
uint8_t bw_filt : 2;
uint8_t fs : 2;
uint8_t fds : 1;
uint8_t low_noise : 1;
uint8_t not_used_01 : 2;
#endif /* DRV_BYTE_ORDER */
} lis2dw12_ctrl6_t;
#define LIS2DW12_OUT_T 0x26U
#define LIS2DW12_STATUS 0x27U
typedef struct
{
#if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
uint8_t drdy : 1;
uint8_t ff_ia : 1;
uint8_t _6d_ia : 1;
uint8_t single_tap : 1;
uint8_t double_tap : 1;
uint8_t sleep_state : 1;
uint8_t wu_ia : 1;
uint8_t fifo_ths : 1;
#elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
uint8_t fifo_ths : 1;
uint8_t wu_ia : 1;
uint8_t sleep_state : 1;
uint8_t double_tap : 1;
uint8_t single_tap : 1;
uint8_t _6d_ia : 1;
uint8_t ff_ia : 1;
uint8_t drdy : 1;
#endif /* DRV_BYTE_ORDER */
} lis2dw12_status_t;
#define LIS2DW12_OUT_X_L 0x28U
#define LIS2DW12_OUT_X_H 0x29U
#define LIS2DW12_OUT_Y_L 0x2AU
#define LIS2DW12_OUT_Y_H 0x2BU
#define LIS2DW12_OUT_Z_L 0x2CU
#define LIS2DW12_OUT_Z_H 0x2DU
#define LIS2DW12_FIFO_CTRL 0x2EU
typedef struct
{
#if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
uint8_t fth : 5;
uint8_t fmode : 3;
#elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
uint8_t fmode : 3;
uint8_t fth : 5;
#endif /* DRV_BYTE_ORDER */
} lis2dw12_fifo_ctrl_t;
#define LIS2DW12_FIFO_SAMPLES 0x2FU
typedef struct
{
#if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
uint8_t diff : 6;
uint8_t fifo_ovr : 1;
uint8_t fifo_fth : 1;
#elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
uint8_t fifo_fth : 1;
uint8_t fifo_ovr : 1;
uint8_t diff : 6;
#endif /* DRV_BYTE_ORDER */
} lis2dw12_fifo_samples_t;
#define LIS2DW12_TAP_THS_X 0x30U
typedef struct
{
#if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
uint8_t tap_thsx : 5;
uint8_t _6d_ths : 2;
uint8_t _4d_en : 1;
#elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
uint8_t _4d_en : 1;
uint8_t _6d_ths : 2;
uint8_t tap_thsx : 5;
#endif /* DRV_BYTE_ORDER */
} lis2dw12_tap_ths_x_t;
#define LIS2DW12_TAP_THS_Y 0x31U
typedef struct
{
#if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
uint8_t tap_thsy : 5;
uint8_t tap_prior : 3;
#elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
uint8_t tap_prior : 3;
uint8_t tap_thsy : 5;
#endif /* DRV_BYTE_ORDER */
} lis2dw12_tap_ths_y_t;
#define LIS2DW12_TAP_THS_Z 0x32U
typedef struct
{
#if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
uint8_t tap_thsz : 5;
uint8_t tap_z_en : 1;
uint8_t tap_y_en : 1;
uint8_t tap_x_en : 1;
#elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
uint8_t tap_x_en : 1;
uint8_t tap_y_en : 1;
uint8_t tap_z_en : 1;
uint8_t tap_thsz : 5;
#endif /* DRV_BYTE_ORDER */
} lis2dw12_tap_ths_z_t;
#define LIS2DW12_INT_DUR 0x33U
typedef struct
{
#if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
uint8_t shock : 2;
uint8_t quiet : 2;
uint8_t latency : 4;
#elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
uint8_t latency : 4;
uint8_t quiet : 2;
uint8_t shock : 2;
#endif /* DRV_BYTE_ORDER */
} lis2dw12_int_dur_t;
#define LIS2DW12_WAKE_UP_THS 0x34U
typedef struct
{
#if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
uint8_t wk_ths : 6;
uint8_t sleep_on : 1;
uint8_t single_double_tap : 1;
#elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
uint8_t single_double_tap : 1;
uint8_t sleep_on : 1;
uint8_t wk_ths : 6;
#endif /* DRV_BYTE_ORDER */
} lis2dw12_wake_up_ths_t;
#define LIS2DW12_WAKE_UP_DUR 0x35U
typedef struct
{
#if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
uint8_t sleep_dur : 4;
uint8_t stationary : 1;
uint8_t wake_dur : 2;
uint8_t ff_dur : 1;
#elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
uint8_t ff_dur : 1;
uint8_t wake_dur : 2;
uint8_t stationary : 1;
uint8_t sleep_dur : 4;
#endif /* DRV_BYTE_ORDER */
} lis2dw12_wake_up_dur_t;
#define LIS2DW12_FREE_FALL 0x36U
typedef struct
{
#if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
uint8_t ff_ths : 3;
uint8_t ff_dur : 5;
#elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
uint8_t ff_dur : 5;
uint8_t ff_ths : 3;
#endif /* DRV_BYTE_ORDER */
} lis2dw12_free_fall_t;
#define LIS2DW12_STATUS_DUP 0x37U
typedef struct
{
#if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
uint8_t drdy : 1;
uint8_t ff_ia : 1;
uint8_t _6d_ia : 1;
uint8_t single_tap : 1;
uint8_t double_tap : 1;
uint8_t sleep_state_ia : 1;
uint8_t drdy_t : 1;
uint8_t ovr : 1;
#elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
uint8_t ovr : 1;
uint8_t drdy_t : 1;
uint8_t sleep_state_ia : 1;
uint8_t double_tap : 1;
uint8_t single_tap : 1;
uint8_t _6d_ia : 1;
uint8_t ff_ia : 1;
uint8_t drdy : 1;
#endif /* DRV_BYTE_ORDER */
} lis2dw12_status_dup_t;
#define LIS2DW12_WAKE_UP_SRC 0x38U
typedef struct
{
#if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
uint8_t z_wu : 1;
uint8_t y_wu : 1;
uint8_t x_wu : 1;
uint8_t wu_ia : 1;
uint8_t sleep_state_ia : 1;
uint8_t ff_ia : 1;
uint8_t not_used_01 : 2;
#elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
uint8_t not_used_01 : 2;
uint8_t ff_ia : 1;
uint8_t sleep_state_ia : 1;
uint8_t wu_ia : 1;
uint8_t x_wu : 1;
uint8_t y_wu : 1;
uint8_t z_wu : 1;
#endif /* DRV_BYTE_ORDER */
} lis2dw12_wake_up_src_t;
#define LIS2DW12_TAP_SRC 0x39U
typedef struct
{
#if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
uint8_t z_tap : 1;
uint8_t y_tap : 1;
uint8_t x_tap : 1;
uint8_t tap_sign : 1;
uint8_t double_tap : 1;
uint8_t single_tap : 1;
uint8_t tap_ia : 1;
uint8_t not_used_01 : 1;
#elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
uint8_t not_used_01 : 1;
uint8_t tap_ia : 1;
uint8_t single_tap : 1;
uint8_t double_tap : 1;
uint8_t tap_sign : 1;
uint8_t x_tap : 1;
uint8_t y_tap : 1;
uint8_t z_tap : 1;
#endif /* DRV_BYTE_ORDER */
} lis2dw12_tap_src_t;
#define LIS2DW12_SIXD_SRC 0x3AU
typedef struct
{
#if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
uint8_t xl : 1;
uint8_t xh : 1;
uint8_t yl : 1;
uint8_t yh : 1;
uint8_t zl : 1;
uint8_t zh : 1;
uint8_t _6d_ia : 1;
uint8_t not_used_01 : 1;
#elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
uint8_t not_used_01 : 1;
uint8_t _6d_ia : 1;
uint8_t zh : 1;
uint8_t zl : 1;
uint8_t yh : 1;
uint8_t xh : 1;
uint8_t yl : 1;
uint8_t xh : 1;
uint8_t xl : 1;
#endif /* DRV_BYTE_ORDER */
} lis2dw12_sixd_src_t;
#define LIS2DW12_ALL_INT_SRC 0x3BU
typedef struct
{
#if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
uint8_t ff_ia : 1;
uint8_t wu_ia : 1;
uint8_t single_tap : 1;
uint8_t double_tap : 1;
uint8_t _6d_ia : 1;
uint8_t sleep_change_ia : 1;
uint8_t not_used_01 : 2;
#elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
uint8_t not_used_01 : 2;
uint8_t sleep_change_ia : 1;
uint8_t _6d_ia : 1;
uint8_t double_tap : 1;
uint8_t single_tap : 1;
uint8_t wu_ia : 1;
uint8_t ff_ia : 1;
#endif /* DRV_BYTE_ORDER */
} lis2dw12_all_int_src_t;
#define LIS2DW12_X_OFS_USR 0x3CU
#define LIS2DW12_Y_OFS_USR 0x3DU
#define LIS2DW12_Z_OFS_USR 0x3EU
#define LIS2DW12_CTRL_REG7 0x3FU
typedef struct
{
#if DRV_BYTE_ORDER == DRV_LITTLE_ENDIAN
uint8_t lpass_on6d : 1;
uint8_t hp_ref_mode : 1;
uint8_t usr_off_w : 1;
uint8_t usr_off_on_wu : 1;
uint8_t usr_off_on_out : 1;
uint8_t interrupts_enable : 1;
uint8_t int2_on_int1 : 1;
uint8_t drdy_pulsed : 1;
#elif DRV_BYTE_ORDER == DRV_BIG_ENDIAN
uint8_t drdy_pulsed : 1;
uint8_t int2_on_int1 : 1;
uint8_t interrupts_enable : 1;
uint8_t usr_off_on_out : 1;
uint8_t usr_off_on_wu : 1;
uint8_t usr_off_w : 1;
uint8_t hp_ref_mode : 1;
uint8_t lpass_on6d : 1;
#endif /* DRV_BYTE_ORDER */
} lis2dw12_ctrl_reg7_t;
/**
* @defgroup LIS2DW12_Register_Union
* @brief This union group all the registers having a bit-field
* description.
* This union is useful but it's not needed by the driver.
*
* REMOVING this union you are compliant with:
* MISRA-C 2012 [Rule 19.2] -> " Union are not allowed "
*
* @{
*
*/
typedef union
{
lis2dw12_ctrl1_t ctrl1;
lis2dw12_ctrl2_t ctrl2;
lis2dw12_ctrl3_t ctrl3;
lis2dw12_ctrl4_int1_pad_ctrl_t ctrl4_int1_pad_ctrl;
lis2dw12_ctrl5_int2_pad_ctrl_t ctrl5_int2_pad_ctrl;
lis2dw12_ctrl6_t ctrl6;
lis2dw12_status_t status;
lis2dw12_fifo_ctrl_t fifo_ctrl;
lis2dw12_fifo_samples_t fifo_samples;
lis2dw12_tap_ths_x_t tap_ths_x;
lis2dw12_tap_ths_y_t tap_ths_y;
lis2dw12_tap_ths_z_t tap_ths_z;
lis2dw12_int_dur_t int_dur;
lis2dw12_wake_up_ths_t wake_up_ths;
lis2dw12_wake_up_dur_t wake_up_dur;
lis2dw12_free_fall_t free_fall;
lis2dw12_status_dup_t status_dup;
lis2dw12_wake_up_src_t wake_up_src;
lis2dw12_tap_src_t tap_src;
lis2dw12_sixd_src_t sixd_src;
lis2dw12_all_int_src_t all_int_src;
lis2dw12_ctrl_reg7_t ctrl_reg7;
bitwise_t bitwise;
uint8_t byte;
} lis2dw12_reg_t;
/**
* @}
*
*/
#ifndef __weak
#define __weak __attribute__((weak))
#endif /* __weak */
/*
* These are the basic platform dependent I/O routines to read
* and write device registers connected on a standard bus.
* The driver keeps offering a default implementation based on function
* pointers to read/write routines for backward compatibility.
* The __weak directive allows the final application to overwrite
* them with a custom implementation.
*/
int32_t lis2dw12_read_reg(const stmdev_ctx_t *ctx, uint8_t reg,
uint8_t *data,
uint16_t len);
int32_t lis2dw12_write_reg(const stmdev_ctx_t *ctx, uint8_t reg,
uint8_t *data,
uint16_t len);
float_t lis2dw12_from_fs2_to_mg(int16_t lsb);
float_t lis2dw12_from_fs4_to_mg(int16_t lsb);
float_t lis2dw12_from_fs8_to_mg(int16_t lsb);
float_t lis2dw12_from_fs16_to_mg(int16_t lsb);
float_t lis2dw12_from_fs2_lp1_to_mg(int16_t lsb);
float_t lis2dw12_from_fs4_lp1_to_mg(int16_t lsb);
float_t lis2dw12_from_fs8_lp1_to_mg(int16_t lsb);
float_t lis2dw12_from_fs16_lp1_to_mg(int16_t lsb);
float_t lis2dw12_from_lsb_to_celsius(int16_t lsb);
typedef enum
{
LIS2DW12_HIGH_PERFORMANCE = 0x04,
LIS2DW12_CONT_LOW_PWR_4 = 0x03,
LIS2DW12_CONT_LOW_PWR_3 = 0x02,
LIS2DW12_CONT_LOW_PWR_2 = 0x01,
LIS2DW12_CONT_LOW_PWR_12bit = 0x00,
LIS2DW12_SINGLE_LOW_PWR_4 = 0x0B,
LIS2DW12_SINGLE_LOW_PWR_3 = 0x0A,
LIS2DW12_SINGLE_LOW_PWR_2 = 0x09,
LIS2DW12_SINGLE_LOW_PWR_12bit = 0x08,
LIS2DW12_HIGH_PERFORMANCE_LOW_NOISE = 0x14,
LIS2DW12_CONT_LOW_PWR_LOW_NOISE_4 = 0x13,
LIS2DW12_CONT_LOW_PWR_LOW_NOISE_3 = 0x12,
LIS2DW12_CONT_LOW_PWR_LOW_NOISE_2 = 0x11,
LIS2DW12_CONT_LOW_PWR_LOW_NOISE_12bit = 0x10,
LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_4 = 0x1B,
LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_3 = 0x1A,
LIS2DW12_SINGLE_LOW_PWR_LOW_NOISE_2 = 0x19,
LIS2DW12_SINGLE_LOW_LOW_NOISE_PWR_12bit = 0x18,
} lis2dw12_mode_t;
int32_t lis2dw12_power_mode_set(const stmdev_ctx_t *ctx,
lis2dw12_mode_t val);
int32_t lis2dw12_power_mode_get(const stmdev_ctx_t *ctx,
lis2dw12_mode_t *val);
typedef enum
{
LIS2DW12_XL_ODR_OFF = 0x00,
LIS2DW12_XL_ODR_1Hz6_LP_ONLY = 0x01,
LIS2DW12_XL_ODR_12Hz5 = 0x02,
LIS2DW12_XL_ODR_25Hz = 0x03,
LIS2DW12_XL_ODR_50Hz = 0x04,
LIS2DW12_XL_ODR_100Hz = 0x05,
LIS2DW12_XL_ODR_200Hz = 0x06,
LIS2DW12_XL_ODR_400Hz = 0x07,
LIS2DW12_XL_ODR_800Hz = 0x08,
LIS2DW12_XL_ODR_1k6Hz = 0x09,
LIS2DW12_XL_SET_SW_TRIG = 0x32, /* Use this only in SINGLE mode */
LIS2DW12_XL_SET_PIN_TRIG = 0x12, /* Use this only in SINGLE mode */
} lis2dw12_odr_t;
int32_t lis2dw12_data_rate_set(const stmdev_ctx_t *ctx, lis2dw12_odr_t val);
int32_t lis2dw12_data_rate_get(const stmdev_ctx_t *ctx,
lis2dw12_odr_t *val);
int32_t lis2dw12_block_data_update_set(const stmdev_ctx_t *ctx,
uint8_t val);
int32_t lis2dw12_block_data_update_get(const stmdev_ctx_t *ctx,
uint8_t *val);
typedef enum
{
LIS2DW12_2g = 0,
LIS2DW12_4g = 1,
LIS2DW12_8g = 2,
LIS2DW12_16g = 3,
} lis2dw12_fs_t;
int32_t lis2dw12_full_scale_set(const stmdev_ctx_t *ctx, lis2dw12_fs_t val);
int32_t lis2dw12_full_scale_get(const stmdev_ctx_t *ctx,
lis2dw12_fs_t *val);
int32_t lis2dw12_status_reg_get(const stmdev_ctx_t *ctx,
lis2dw12_status_t *val);
int32_t lis2dw12_flag_data_ready_get(const stmdev_ctx_t *ctx, uint8_t *val);
typedef struct
{
lis2dw12_status_dup_t status_dup;
lis2dw12_wake_up_src_t wake_up_src;
lis2dw12_tap_src_t tap_src;
lis2dw12_sixd_src_t sixd_src;
lis2dw12_all_int_src_t all_int_src;
} lis2dw12_all_sources_t;
int32_t lis2dw12_all_sources_get(const stmdev_ctx_t *ctx,
lis2dw12_all_sources_t *val);
int32_t lis2dw12_usr_offset_x_set(const stmdev_ctx_t *ctx, uint8_t *buff);
int32_t lis2dw12_usr_offset_x_get(const stmdev_ctx_t *ctx, uint8_t *buff);
int32_t lis2dw12_usr_offset_y_set(const stmdev_ctx_t *ctx, uint8_t *buff);
int32_t lis2dw12_usr_offset_y_get(const stmdev_ctx_t *ctx, uint8_t *buff);
int32_t lis2dw12_usr_offset_z_set(const stmdev_ctx_t *ctx, uint8_t *buff);
int32_t lis2dw12_usr_offset_z_get(const stmdev_ctx_t *ctx, uint8_t *buff);
typedef enum
{
LIS2DW12_LSb_977ug = 0,
LIS2DW12_LSb_15mg6 = 1,
} lis2dw12_usr_off_w_t;
int32_t lis2dw12_offset_weight_set(const stmdev_ctx_t *ctx,
lis2dw12_usr_off_w_t val);
int32_t lis2dw12_offset_weight_get(const stmdev_ctx_t *ctx,
lis2dw12_usr_off_w_t *val);
int32_t lis2dw12_temperature_raw_get(const stmdev_ctx_t *ctx, int16_t *val);
int32_t lis2dw12_acceleration_raw_get(const stmdev_ctx_t *ctx,
int16_t *val);
int32_t lis2dw12_device_id_get(const stmdev_ctx_t *ctx, uint8_t *buff);
int32_t lis2dw12_auto_increment_set(const stmdev_ctx_t *ctx, uint8_t val);
int32_t lis2dw12_auto_increment_get(const stmdev_ctx_t *ctx, uint8_t *val);
int32_t lis2dw12_reset_set(const stmdev_ctx_t *ctx, uint8_t val);
int32_t lis2dw12_reset_get(const stmdev_ctx_t *ctx, uint8_t *val);
int32_t lis2dw12_boot_set(const stmdev_ctx_t *ctx, uint8_t val);
int32_t lis2dw12_boot_get(const stmdev_ctx_t *ctx, uint8_t *val);
typedef enum
{
LIS2DW12_XL_ST_DISABLE = 0,
LIS2DW12_XL_ST_POSITIVE = 1,
LIS2DW12_XL_ST_NEGATIVE = 2,
} lis2dw12_st_t;
int32_t lis2dw12_self_test_set(const stmdev_ctx_t *ctx, lis2dw12_st_t val);
int32_t lis2dw12_self_test_get(const stmdev_ctx_t *ctx, lis2dw12_st_t *val);
typedef enum
{
LIS2DW12_DRDY_LATCHED = 0,
LIS2DW12_DRDY_PULSED = 1,
} lis2dw12_drdy_pulsed_t;
int32_t lis2dw12_data_ready_mode_set(const stmdev_ctx_t *ctx,
lis2dw12_drdy_pulsed_t val);
int32_t lis2dw12_data_ready_mode_get(const stmdev_ctx_t *ctx,
lis2dw12_drdy_pulsed_t *val);
typedef enum
{
LIS2DW12_LPF_ON_OUT = 0x00,
LIS2DW12_USER_OFFSET_ON_OUT = 0x01,
LIS2DW12_HIGH_PASS_ON_OUT = 0x10,
} lis2dw12_fds_t;
int32_t lis2dw12_filter_path_set(const stmdev_ctx_t *ctx,
lis2dw12_fds_t val);
int32_t lis2dw12_filter_path_get(const stmdev_ctx_t *ctx,
lis2dw12_fds_t *val);
typedef enum
{
LIS2DW12_ODR_DIV_2 = 0,
LIS2DW12_ODR_DIV_4 = 1,
LIS2DW12_ODR_DIV_10 = 2,
LIS2DW12_ODR_DIV_20 = 3,
} lis2dw12_bw_filt_t;
int32_t lis2dw12_filter_bandwidth_set(const stmdev_ctx_t *ctx,
lis2dw12_bw_filt_t val);
int32_t lis2dw12_filter_bandwidth_get(const stmdev_ctx_t *ctx,
lis2dw12_bw_filt_t *val);
int32_t lis2dw12_reference_mode_set(const stmdev_ctx_t *ctx, uint8_t val);
int32_t lis2dw12_reference_mode_get(const stmdev_ctx_t *ctx, uint8_t *val);
typedef enum
{
LIS2DW12_SPI_4_WIRE = 0,
LIS2DW12_SPI_3_WIRE = 1,
} lis2dw12_sim_t;
int32_t lis2dw12_spi_mode_set(const stmdev_ctx_t *ctx, lis2dw12_sim_t val);
int32_t lis2dw12_spi_mode_get(const stmdev_ctx_t *ctx, lis2dw12_sim_t *val);
typedef enum
{
LIS2DW12_I2C_ENABLE = 0,
LIS2DW12_I2C_DISABLE = 1,
} lis2dw12_i2c_disable_t;
int32_t lis2dw12_i2c_interface_set(const stmdev_ctx_t *ctx,
lis2dw12_i2c_disable_t val);
int32_t lis2dw12_i2c_interface_get(const stmdev_ctx_t *ctx,
lis2dw12_i2c_disable_t *val);
typedef enum
{
LIS2DW12_PULL_UP_CONNECT = 0,
LIS2DW12_PULL_UP_DISCONNECT = 1,
} lis2dw12_cs_pu_disc_t;
int32_t lis2dw12_cs_mode_set(const stmdev_ctx_t *ctx,
lis2dw12_cs_pu_disc_t val);
int32_t lis2dw12_cs_mode_get(const stmdev_ctx_t *ctx,
lis2dw12_cs_pu_disc_t *val);
typedef enum
{
LIS2DW12_ACTIVE_HIGH = 0,
LIS2DW12_ACTIVE_LOW = 1,
} lis2dw12_h_lactive_t;
int32_t lis2dw12_pin_polarity_set(const stmdev_ctx_t *ctx,
lis2dw12_h_lactive_t val);
int32_t lis2dw12_pin_polarity_get(const stmdev_ctx_t *ctx,
lis2dw12_h_lactive_t *val);
typedef enum
{
LIS2DW12_INT_PULSED = 0,
LIS2DW12_INT_LATCHED = 1,
} lis2dw12_lir_t;
int32_t lis2dw12_int_notification_set(const stmdev_ctx_t *ctx,
lis2dw12_lir_t val);
int32_t lis2dw12_int_notification_get(const stmdev_ctx_t *ctx,
lis2dw12_lir_t *val);
typedef enum
{
LIS2DW12_PUSH_PULL = 0,
LIS2DW12_OPEN_DRAIN = 1,
} lis2dw12_pp_od_t;
int32_t lis2dw12_pin_mode_set(const stmdev_ctx_t *ctx,
lis2dw12_pp_od_t val);
int32_t lis2dw12_pin_mode_get(const stmdev_ctx_t *ctx,
lis2dw12_pp_od_t *val);
int32_t lis2dw12_pin_int1_route_set(const stmdev_ctx_t *ctx,
lis2dw12_ctrl4_int1_pad_ctrl_t *val);
int32_t lis2dw12_pin_int1_route_get(const stmdev_ctx_t *ctx,
lis2dw12_ctrl4_int1_pad_ctrl_t *val);
int32_t lis2dw12_pin_int2_route_set(const stmdev_ctx_t *ctx,
lis2dw12_ctrl5_int2_pad_ctrl_t *val);
int32_t lis2dw12_pin_int2_route_get(const stmdev_ctx_t *ctx,
lis2dw12_ctrl5_int2_pad_ctrl_t *val);
int32_t lis2dw12_all_on_int1_set(const stmdev_ctx_t *ctx, uint8_t val);
int32_t lis2dw12_all_on_int1_get(const stmdev_ctx_t *ctx, uint8_t *val);
int32_t lis2dw12_wkup_threshold_set(const stmdev_ctx_t *ctx, uint8_t val);
int32_t lis2dw12_wkup_threshold_get(const stmdev_ctx_t *ctx, uint8_t *val);
int32_t lis2dw12_wkup_dur_set(const stmdev_ctx_t *ctx, uint8_t val);
int32_t lis2dw12_wkup_dur_get(const stmdev_ctx_t *ctx, uint8_t *val);
typedef enum
{
LIS2DW12_HP_FEED = 0,
LIS2DW12_USER_OFFSET_FEED = 1,
} lis2dw12_usr_off_on_wu_t;
int32_t lis2dw12_wkup_feed_data_set(const stmdev_ctx_t *ctx,
lis2dw12_usr_off_on_wu_t val);
int32_t lis2dw12_wkup_feed_data_get(const stmdev_ctx_t *ctx,
lis2dw12_usr_off_on_wu_t *val);
typedef enum
{
LIS2DW12_NO_DETECTION = 0,
LIS2DW12_DETECT_ACT_INACT = 1,
LIS2DW12_DETECT_STAT_MOTION = 3,
} lis2dw12_sleep_on_t;
int32_t lis2dw12_act_mode_set(const stmdev_ctx_t *ctx,
lis2dw12_sleep_on_t val);
int32_t lis2dw12_act_mode_get(const stmdev_ctx_t *ctx,
lis2dw12_sleep_on_t *val);
int32_t lis2dw12_act_sleep_dur_set(const stmdev_ctx_t *ctx, uint8_t val);
int32_t lis2dw12_act_sleep_dur_get(const stmdev_ctx_t *ctx, uint8_t *val);
int32_t lis2dw12_tap_threshold_x_set(const stmdev_ctx_t *ctx, uint8_t val);
int32_t lis2dw12_tap_threshold_x_get(const stmdev_ctx_t *ctx, uint8_t *val);
int32_t lis2dw12_tap_threshold_y_set(const stmdev_ctx_t *ctx, uint8_t val);
int32_t lis2dw12_tap_threshold_y_get(const stmdev_ctx_t *ctx, uint8_t *val);
typedef enum
{
LIS2DW12_XYZ = 0,
LIS2DW12_YXZ = 1,
LIS2DW12_XZY = 2,
LIS2DW12_ZYX = 3,
LIS2DW12_YZX = 5,
LIS2DW12_ZXY = 6,
} lis2dw12_tap_prior_t;
int32_t lis2dw12_tap_axis_priority_set(const stmdev_ctx_t *ctx,
lis2dw12_tap_prior_t val);
int32_t lis2dw12_tap_axis_priority_get(const stmdev_ctx_t *ctx,
lis2dw12_tap_prior_t *val);
int32_t lis2dw12_tap_threshold_z_set(const stmdev_ctx_t *ctx, uint8_t val);
int32_t lis2dw12_tap_threshold_z_get(const stmdev_ctx_t *ctx, uint8_t *val);
int32_t lis2dw12_tap_detection_on_z_set(const stmdev_ctx_t *ctx,
uint8_t val);
int32_t lis2dw12_tap_detection_on_z_get(const stmdev_ctx_t *ctx,
uint8_t *val);
int32_t lis2dw12_tap_detection_on_y_set(const stmdev_ctx_t *ctx,
uint8_t val);
int32_t lis2dw12_tap_detection_on_y_get(const stmdev_ctx_t *ctx,
uint8_t *val);
int32_t lis2dw12_tap_detection_on_x_set(const stmdev_ctx_t *ctx,
uint8_t val);
int32_t lis2dw12_tap_detection_on_x_get(const stmdev_ctx_t *ctx,
uint8_t *val);
int32_t lis2dw12_tap_shock_set(const stmdev_ctx_t *ctx, uint8_t val);
int32_t lis2dw12_tap_shock_get(const stmdev_ctx_t *ctx, uint8_t *val);
int32_t lis2dw12_tap_quiet_set(const stmdev_ctx_t *ctx, uint8_t val);
int32_t lis2dw12_tap_quiet_get(const stmdev_ctx_t *ctx, uint8_t *val);
int32_t lis2dw12_tap_dur_set(const stmdev_ctx_t *ctx, uint8_t val);
int32_t lis2dw12_tap_dur_get(const stmdev_ctx_t *ctx, uint8_t *val);
typedef enum
{
LIS2DW12_ONLY_SINGLE = 0,
LIS2DW12_BOTH_SINGLE_DOUBLE = 1,
} lis2dw12_single_double_tap_t;
int32_t lis2dw12_tap_mode_set(const stmdev_ctx_t *ctx,
lis2dw12_single_double_tap_t val);